FPGA based implementation of a SDR
于 2022-12-18 发布
文件大小:5.51 kB
0 127
下载积分: 2
下载次数: 1
代码说明：
FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.
下载说明：请别用迅雷下载，失败请重下，重下不扣分！
发表评论
