登录
首页 » Verilog » AHB slave SRAM module

AHB slave SRAM module

于 2023-01-04 发布 文件大小:262.19 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

This design is an implement method of RAM wrapper, which can be used to connect peripheral device with SRAM, and realize Read-Write function base on the AHB bus protocol.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • Implementing a TMDS Video Interface in the Spartan-6 FPGA
    This application note describes a set of reference designs able to transmit and receive DVI and HDMI data streams up to 1080 Mb/s using the native TMDS I/O interface featured by Spartan-6 FPGAs.
    2022-10-21 19:25:03下载
    积分:1
  • m60
    使用verilog实现模六十计数即0-1-2-3-4-5-.......-59-0-1-2的功能。(Use Verilog to realize the function of the mode sixty count, 0-1-2-3-4-5-....-59-0-1-2.)
    2018-02-10 14:13:27下载
    积分:1
  • P4 (3)
    支持{addu、subu、lui、ori、jal、jr、lw、sw、nop}指令集的单周期CPU,verilog硬件描述语言实现(Support {addu, subu, lui, ori, jal, jr, lw, sw, nop} instruction set of one-cycle CPU, Verilog hardware description language implementation)
    2018-12-02 17:22:40下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • 8051Verilog_code
    8051内核的Verilog程序实现,完成普通的单片机8051内核功能.包含综合后文件和测试文件(The 8051 kernel Verilog program complete ordinary microcontroller 8051 kernel function. Contains comprehensive post files and test files)
    2021-04-14 21:38:54下载
    积分:1
  • f_adder
    该工程描述的是一位全加器,可以用此作为基础,搭建多位全加器(The project description is a full adder can use this as a basis to build a number of full adder)
    2013-04-21 10:30:16下载
    积分:1
  • VHDL_biss
    FPGA中针对Biss通讯协议解码VHDL语言源码(FPGA communication protocols against BiSS source decoder VHDL language)
    2021-03-15 19:19:22下载
    积分:1
  • hgfdg
    Quartus? II 相关的语言 详细介绍了VHDL verilog软件开发过程(Quartus ? II related language detailed introduces the verilog VHDL software development process )
    2011-07-31 00:24:42下载
    积分:1
  • help_lib
    1.JESD204B协议 2.Xilinx的JESD204B phy 核手册 3.Xilinx的JESD204B rx_tx 核手册7.1 4.Xilinx的JESD204B rx_tx 核手册7.2 5.verilog实现串口发送(1.JESD204B protocol 2.Xilinx JESD204B PHY core manual 3.Xilinx JESD204B rx_tx core manual 7.1 4.Xilinx JESD204B rx_tx core manual 7.2 5.verilog to achieve serial transmission)
    2017-11-15 16:09:22下载
    积分:1
  • 696518资源总数
  • 105908会员总数
  • 30今日下载