-
SRAM
SRAM读写测试实例,每秒钟进行一次单字节的SRAM
读和写操作,用chipscope查看时序波形。(SRAM read and write test instances, each time a single byte SRAM
Read and write operations, use chipscope to see the timing waveform.)
- 2017-09-06 11:43:06下载
- 积分:1
-
FPGA实现CAN总线控制器源码
说明: 参照can芯片 saj1000控制器结构,写的can控制器(According to the structure of can chip saj1000 controller, the CAN controller is written)
- 2021-01-19 21:38:41下载
- 积分:1
-
adc0809
1、用状态机设计A/D转换器ADC0809的采样控制电路,并在数码管上显示转换结果;
2、设置有复位和启动/保持开关,要求
⑴ 复位开关用来使A/D转换器复位,并做好A/D转换准备;
⑵ 启动/保持开关用来控制A/D转换器开始连续转换或停止转换保持结果,即按一下启动/保持开关,启动A/D转换器开始转换,再按一下启/停开关,停止转换并保持结果。
3、采用Verilog HDL语言设计符合上述功能要求的控制电路。(1, with the state machine design A/D converter ADC0809 sampling control circuit and display the results on the digital conversion 2 is provided with a reset and start/hold switch, reset switch is used to make the request ⑴ A/D converter reset and do A/D conversion ready ⑵ start/hold switch is used to control the A/D converter starts converting or stop the conversion to maintain a continuous result that by clicking Start/hold switch, start the A/D converter to start the conversion, and then Click the start/stop switch stops the conversion and keep the results. 3, using Verilog HDL language designed to meet the functional requirements of the above-mentioned control circuit.)
- 2021-01-02 21:38:57下载
- 积分:1
-
DAC0832_control
说明: 用verilog HDL编程实现的基于DAC0832的三角波信号,可借鉴编程实现DAC0832芯片控制(Programming with verilog HDL DAC0832-based triangular wave signal, we may learn programming DAC0832 chip control)
- 2011-03-25 17:47:05下载
- 积分:1
-
10进制的FPGA数字计数器
本程序可以在DE1-SOC的实现10进制的FPGA数字计数器
- 2023-07-19 19:25:05下载
- 积分:1
-
cordic 算法
Cordic 算法的设计处理实施 sin 和 cos 角度对于笛卡尔坐标。
- 2022-02-14 07:26:13下载
- 积分:1
-
I2C
关于I2C总线协议的verilog代码,里面包括了3个verilog代码(I2C bus protocol verilog code, which includes three verilog code)
- 2012-08-31 14:31:29下载
- 积分:1
-
xapp741
说明: 该设计使用8个AXI视频直接存储器访问(AXI VDMA)引擎同时移动16个流(8个传输视频流和8个接收视频流),每个流以1920 x 1080像素格式以60赫兹刷新率移动,每个像素24个数据位。此设计还具有额外的视频等效AXI流量,该流量由为1080p视频模式配置的四个LogiCORE AXI流量发生器(ATG)核心生成。ATG核心根据其配置生成连续的AXI流量。在本设计中,ATG被配置成以1080p模式生成AXI4视频流量。这使得系统吞吐量需求达到DDR的80%左右带宽。每个AXI VDMA由LogiCORE IP测试模式生成器(AXI TPG)核心驱动。AXI VDMA配置为在自由运行模式下运行。每个AXI VDMA读取的数据被发送到能够将多个视频流多路复用或叠加到单个输出视频流的通用视频屏幕显示(AXI OSD)核心。AXI OSD核心的输出驱动板载高清媒体接口(HDMI技术)视频显示接口通过RGB到YCrCb颜色空间转换器核心和逻辑核心IP色度重采集器核心。LogiCore视频定时控制器(AXI VTC)生成所需的定时信号。(The design uses eight AXI video direct memory access (AXI VDMA) engines to simultaneously move 16 streams (eight transmit video streams and eight receive video streams), each in 1920 x 1080 pixel format at 60 Hz refresh rate, and 24 data bits per pixel. This design also has additional video equivalent AXI traffic generated from four LogiCORE AXI Traffic Generator(ATG) cores configured for 1080p video mode. The ATG core generates continuous AXI traffic based on its configuration. In this design, ATG is configured to generate AXI4 video traffic in 1080p mode. This pushes the system throughput requirement to approximately 80% of DDR
bandwidth. Each AXI VDMA is driven from a LogiCORE IP Test Pattern Generator (AXI TPG)core. AXI VDMA is configured to operate in free running mode. Data read by each AXI VDMA is sent to a common Video On-Screen Display (AXI OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream.)
- 2020-05-08 18:03:59下载
- 积分:1
-
dda
该程序描述了运用FPGA 实现DDA圆弧插补运算(FPGA DDA)
- 2020-11-29 13:09:28下载
- 积分:1
-
pwm_smg_display
说明: 用三个按键控制pwm输出
key0控制是选着显示/改变频率或占空比
key1控制增加
key2控制减少
数码管显示频率或占空比
频率单位默认Hz(500-20KHz)
占空比范围(0.1-0.9)(Control PWM output with three keys
Key0 controls display/change frequency or duty cycle optionally
Key1 controls the increase
Key2 controls are reduced
Digital tube display frequency or duty ratio
Frequency unit default Hz (500-20khz)
Duty cycle range (0.1-0.9))
- 2020-06-17 15:42:35下载
- 积分:1