-
ADC_pf89
本verilog代码通过IIC总线实现了对 PCF8591AD、DA转换芯片的控制。适用于FPGA,亲测可用。(this is used for FPGA to control PCF8591(AD/DA) chip by verilog.)
- 2020-11-28 13:09:30下载
- 积分:1
-
38LCD
LCD图形显示代码,已调试过,可以运行成功(LCD graphics display code has been debugged, you can run successfully)
- 2012-08-22 23:08:39下载
- 积分:1
-
sdram-control-verilog
SDRAM控制器源码,内含完整的控制器verilog源代码和测试代码,超值哈。(This readme file for the SDR SDRAM Controller includes information that was not
incorporated into the SDR SDRAM Controller White Paper v1.1.)
- 2009-12-11 15:01:46下载
- 积分:1
-
clock_FPGA_verilog
简易电子钟的设计(verilog HDL)(Simple design of the electronic clock (verilog HDL))
- 2012-11-03 10:35:49下载
- 积分:1
-
percent
verilog编写的计算百分比模块(Verilog prepared by calculating the percentage module)
- 2005-03-08 21:33:38下载
- 积分:1
-
qianzhaowang
一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)
- 2019-01-21 17:18:13下载
- 积分:1
-
z80_latest.tar
Vhdl design z80 for altera users
- 2013-04-24 14:47:01下载
- 积分:1
-
ENDAT2.2-Code
海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
- 2021-04-26 11:18:45下载
- 积分:1
-
PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择
PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择,PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择
- 2022-02-20 06:07:15下载
- 积分:1
-
ug835-vivado-tcl-commands
说明: Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
- 2020-10-26 22:50:00下载
- 积分:1