登录
首页 » VHDL » 基于CPLD的签到器的设计,用三维数组队人名进行储存

基于CPLD的签到器的设计,用三维数组队人名进行储存

于 2023-01-07 发布 文件大小:5.26 MB
0 134
下载积分: 2 下载次数: 1

代码说明:

基于CPLD的签到器的设计,用三维数组队人名进行储存-Based on the attendance CPLD design, a few team names with three-dimensional storage

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • eeprom
    I2C EEPROM 存取源碼, 通用ATMEL(I2C EEPROM read/write)
    2012-09-19 19:59:12下载
    积分:1
  • 8051MCU in the FPGA to achieve the source code, using VHDL language
    8051MCU在FPGA上实现的源代码,用VHDL语言编写-8051MCU in the FPGA to achieve the source code, using VHDL language
    2022-02-22 06:28:53下载
    积分:1
  • 基于Verilog的PCI总线接口的设计及应用
    基于Verilog的PCI总线接口的设计及应用-Verilog-based PCI-bus interface design and application.
    2023-01-05 03:35:06下载
    积分:1
  • dda
    该程序描述了运用FPGA 实现DDA圆弧插补运算(FPGA DDA)
    2020-11-29 13:09:28下载
    积分:1
  • chuankou
    本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
    2020-06-24 01:40:02下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...
    EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.
    2022-10-28 17:25:03下载
    积分:1
  • 这是一个也介绍GPIB编程的文章以及介绍GPIB协议规范
    这是一个也介绍GPIB编程的文章以及介绍GPIB协议规范-This is a GPIB programming also introduced the article and introduce GPIB norm
    2022-06-29 19:43:11下载
    积分:1
  • quartus-mult
    mult,在quartusII中,以模块输入形式,仿真乘法器mult,得到时序图和功能图(a simulation example of mult)
    2012-10-17 14:22:11下载
    积分:1
  • 用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。...
    用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。-VHDL hardware description language developed by miniUART Interface IP Core, Users can be embedded into their own FPGA module.
    2022-10-05 02:20:03下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载