登录
首页 » VHDL » Simulation using VHDL language songs Andy Lau

Simulation using VHDL language songs Andy Lau

于 2023-08-15 发布 文件大小:211.07 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言仿真歌曲刘德华的《月老》 -Simulation using VHDL language songs Andy Lau

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机...
    8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机-8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a MCU
    2022-02-28 23:49:24下载
    积分:1
  • Encoder_SSI_Veryilog
    说明:  本文详细描述了SSI协议的通讯格式、原理及应用电路,并采用verilog语言实现了SSI通讯协议.设计实用电路并实现了与绝对值编码器的通讯(SSI protocol described in detail the communication format, principle and application circuit, and use verilog language of the SSI protocol. Practical circuit design and implementation of the communication with the absolute encoder)
    2020-12-28 20:59:02下载
    积分:1
  • This is a use of Xilinx macroblaze the user program will read from flash memory...
    这是一个利用xilinx的macroblaze将用户程序由flash读取至ddr内存的例程,关键是bootloader的写法。-This is a use of Xilinx macroblaze the user program will read from flash memory to ddr routine, the key is the wording of bootloader.
    2022-03-22 13:26:24下载
    积分:1
  • 用于FPGA的huffman算法的HDL编码
    用于FPGA的huffman算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。(The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.)
    2008-08-01 17:25:44下载
    积分:1
  • fjq1
    介绍了在数字语音通信中, 利用在系统可编程技术和复杂可编程逻辑器件CPLD, 实现了数字语音的复接和分接 对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。实际应用结果表明, 系统工作稳 定可靠, 设计是成功的。(Describes the digital voice communications, the use of in-system programmable technical and complex programmable logic device CPLD, to achieve the digital voice multiplexer and demultiplexer for the single steady state in which the digital circuit and digital phase locked loop extraction bit synchronization signals are also carried out a detailed design specification. The practical application results show that the system works stable and reliable design is successful.)
    2020-12-01 10:39:28下载
    积分:1
  • farrow
    该程序实现多项式分数延迟(farrow)的设计。(The program polynomial fractional delay (farrow) design.)
    2014-12-11 10:21:39下载
    积分:1
  • altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...
    altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。-altera
    2022-03-05 12:43:51下载
    积分:1
  • bcdadd
    4-Bit BCD Adder in Verilog
    2014-03-26 09:29:21下载
    积分:1
  • ahb2wishbone_latest.tar
    AHB to Wishbone memory interface VHDL source code
    2013-01-11 11:17:03下载
    积分:1
  • interpolator
    说明:  插值滤波器,用于音频解码调制解调,滤波器系数用移位相加实现(Interpolation filter, audio decoder for modulation and demodulation, filter coefficient shift combined with the realization of)
    2008-10-21 12:49:38下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载