登录
首页 » VHDL » Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用...

Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用...

于 2023-01-23 发布 文件大小:294.54 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用-Verilog language telephone billing system, this is only the source code, the need to use software such as quartusII

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS232
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)
    2008-07-27 13:19:28下载
    积分:1
  • the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
    ep2c5 实现 段寄存器 verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
    2022-03-15 03:31:41下载
    积分:1
  • CNT60
    六十进制计数器,显示0到60.可以用数码管显示。(Six decimal counter 0-60 can use the digital display.)
    2012-10-17 19:32:56下载
    积分:1
  • BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示...
    BulkIn是FPGA向CY7C68013发送数据 BulkOut是FPGA从CY7C68013接收数据,可以用LED显示 -BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display
    2022-08-15 04:42:44下载
    积分:1
  • Dice_game
    VHDL Project for beginners. Electronic dice game. Perfect for Spartan devices.
    2011-02-22 22:07:59下载
    积分:1
  • ymq.ppt.tar
    掌握二-十进制(BCD码)异步计数器的工作原理和设计方法; 掌握中规模集成二-五-十进制异步计数器74LS90的功能及其应用;(Master II- Decimal (BCD code) the principle and an asynchronous counter design grasp the scale of integration in two- five- Decimal asynchronous counter 74LS90 features and applications )
    2011-04-26 21:53:37下载
    积分:1
  • 680605rece_7E
    hdlc协议的相关程序,用verilog语言编写,供大家交流学习(hdlc protocol procedures using Verilog language for the exchange of learning)
    2013-01-18 00:53:58下载
    积分:1
  • dossvga
    dos下的svga图形库,包括读bmp位图,打点划线等(svga graphics library under dos)
    2015-10-18 22:30:38下载
    积分:1
  • frame_syn
    通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
    2014-08-27 16:02:54下载
    积分:1
  • xapp224_data_recovery_design-file
    XAPP224 VHDL Data Recovery design file
    2021-03-30 17:49:09下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载