登录
首页 » VHDL » 利用AT89C51实现LCD日历电子钟源码

利用AT89C51实现LCD日历电子钟源码

于 2023-01-24 发布 文件大小:781.86 kB
0 23
下载积分: 2 下载次数: 1

代码说明:

利用AT89C51实现LCD日历电子钟源码-AT89C51 realization of the use of electronic LCD calendar clock source

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Cerradura
    Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .
    2014-10-10 15:41:14下载
    积分:1
  • 多功能波形发生器VHDL程序与仿真 URAT VHDL程序与仿真 ASK调制与解调VHDL程序及仿真 LCD控制VHDL程序与仿真...
    多功能波形发生器VHDL程序与仿真 URAT VHDL程序与仿真 ASK调制与解调VHDL程序及仿真 LCD控制VHDL程序与仿真-Multi-function waveform generator and simulation of VHDL procedures URAT VHDL simulation procedures and ASK modulation and demodulation procedures and VHDL simulation program LCD control and simulation of VHDL
    2023-06-27 23:35:04下载
    积分:1
  • verilog,4、5分频器,5分频器占空比3:2
    verilog,4、5分频器,5分频器占空比3:2-Verilog, 4,5 dividers, five dividers ratio of 3:2
    2022-06-12 21:27:51下载
    积分:1
  • altremote_update_cyclone5
    altera remote updata cyclone5 平台例程,无nios核版本(altera remote updata cyclone5 platform routine do not use nios)
    2021-04-23 17:38:47下载
    积分:1
  • CME3000FPGADevelopment-
    针对京微雅阁的CME300 FPGA教程,里面有几个例程,并附有源代码,初学者可尽快入门。(For Beijing micro Accord CME300 FPGA tutorial, there are a few routines, with source code, beginners can start as soon as possible.)
    2013-08-19 18:01:21下载
    积分:1
  • 常用小程序一应俱全
    一些常见的小模块,自己写的,可能不是特别好,仅供参考,主要是分频器、计数器和数码管的显示
    2022-07-24 04:15:27下载
    积分:1
  • GMSK
    GMSK基带信号的调制解调基于SIMULINK的系统,计算误码率,(Modulation and Demodulation of GMSK Baseband Signal)
    2019-04-18 15:33:07下载
    积分:1
  • yiweijicunq
    16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • dual_ram
    说明:  FPGA和双端口RAM的DDS任意波形发生器的实现(FPGA and dual-port RAM of the DDS Arbitrary Waveform Generator)
    2009-07-27 16:32:36下载
    积分:1
  • ofdm
    这是OFDM调制matlab的程序,中间详细描述了调制的过程,希望对大家有用。(This is the OFDM modulation matlab procedures, a detailed description of the intermediate modulation process, I hope useful.)
    2013-09-26 16:20:42下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载