登录
首页 » VHDL » ADC TLC5510的测试程序,经过测试是非常简单和容易的

ADC TLC5510的测试程序,经过测试是非常简单和容易的

于 2022-03-17 发布 文件大小:905.00 B
0 180
下载积分: 2 下载次数: 1

代码说明:

ADC TLC5510的测试程序,经过测试通过,十分简单好用-ADC TLC5510 test procedures, after the test is very simple and easy

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • micron Nand flash控制器
    micron公司提供的控制器,很具有参考性质,用flash的童鞋可以下载参考,含有ECC功能
    2023-03-30 17:00:03下载
    积分:1
  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • JOP内核字节码获取,很难找的东东,呕血之作
    JOP内核字节码获取,很难找的东东,呕血之作-JOP core byte code access, it is difficult to find the price. Zhi for hematemesis
    2023-01-27 11:00:03下载
    积分:1
  • 可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。
    可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。-FPGA can be run on 8051 IP core, is to learn from FPGA and SPOC good information.
    2022-03-26 18:10:19下载
    积分:1
  • 这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2...
    这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2-the source code can Dictyophora the board as a USB device use, to use PC software to control DE2
    2023-05-01 13:20:04下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • vhdl classical source code
    vhdl经典源代码――ps2接口设计,入门者必须掌握-vhdl classical source code-- ps2 interface design, beginners must master
    2022-04-07 18:12:38下载
    积分:1
  • This code for countor . it is design in verilog HDL.
    This code for countor . it is design in verilog HDL.
    2022-07-27 18:33:04下载
    积分:1
  • 实验17 ADC实验
    说明:  鉴于stm32在keil平台上的ADC采集转化,在LCD屏上显示程序(voltage acquisition adc)
    2020-06-20 12:40:02下载
    积分:1
  • 在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
    在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
    2022-02-25 18:59:33下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载