-
闻怡洋VC基础教程
从入门到，，学好点吧，
一本很不错的VC 入让电子书...
闻怡洋VC基础教程
从入门到，，学好点吧，
一本很不错的VC 入让电子书-visual c++ program design book
- 2023-08-22 04:45:03下载
- 积分：1
-
Linux 目录结构及主要内容2
Linux 目录结构及主要内容2-Linux directory structure and main contents of two ~~~~~~~~~~~~~~~~~~~~~
- 2022-01-26 02:07:08下载
- 积分：1
-
当运行本程序时，会看到一条在窗口中不停摆动的直线 ，编织成一副美丽的网状图形。...
当运行本程序时，会看到一条在窗口中不停摆动的直线 ，编织成一副美丽的网状图形。-When running this program, we will see a window kept swinging straight, braided into a beautiful mesh graphics.
- 2022-03-15 10:43:46下载
- 积分：1
-
经济学原理送给要考研的同志们
经济学原理送给要考研的同志们-principles of economics taking tests sent to the comrades
- 2023-03-04 19:25:03下载
- 积分：1
-
VC MFC ，很有用的啊 ，mfc 类库，
VC MFC ，很有用的啊 ，mfc 类库，-VC MFC, ah useful, mfc libraries,
- 2023-04-02 15:35:04下载
- 积分：1
-
奔腾Ⅱ~Ⅲ处理器系统结构(高等学校教材.pdf
奔腾Ⅱ~Ⅲ处理器系统结构(高等学校教材.pdf-Pentium II to III processor system architecture (Universities materials. Pdf
- 2022-02-11 13:18:41下载
- 积分：1
-
编码理论的教学课件，详细介绍了各种码的编码以及解码原理...
编码理论的教学课件，详细介绍了各种码的编码以及解码原理-coding theory courseware, detailing the various codes and coding theory Decoders
- 2022-02-26 02:43:00下载
- 积分：1
-
MAX262是一款可程控滤波芯片,该是它的英文数据手册.
MAX262是一款可程控滤波芯片,该是它的英文数据手册.-MAX262 is a programmable filter chip, which is its data sheet in English.
- 2022-02-02 08:27:09下载
- 积分：1
-
FPGA pipelined designs on paper This work investigates the use of very deep pipe...
关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.-FPGA pipelined designs on paper This work invest
- 2022-11-28 12:05:03下载
- 积分：1
-
VisualC advanced interface effects produced 100 cases (example packages) source...
VisualC++高级界面特效制作百例(示例包）源代码-VisualC advanced interface effects produced 100 cases (example packages) source code
- 2022-04-01 03:30:14下载
- 积分：1
