登录
首页 » Verilog » 平行 CRC verilog 代码生成器

平行 CRC verilog 代码生成器

于 2023-02-23 发布 文件大小:58.99 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

平行 CRC verilog生成器已经被写在 c + + 生成一个并行CRC verilog 代码,对于给定的用户定义的数据宽度和 CRC 多项式。这是从 outputlogic.com。这直接执行算法应用于该网站。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vga
    说明:  实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • ram_dp_sr_sw[1]
    dual port ram control (dual port ram control dual port ram control dual port ram control)
    2011-06-07 10:47:03下载
    积分:1
  • zhentongbu
    FPGA在通信上的运用:基于VHDL的帧同步程序(Application of FPGA in communication: Based on VHDL frame synchronization procedures )
    2012-11-28 09:10:05下载
    积分:1
  • FPGA
    Verilog 我认为写的非常好的细节书(Verilog In my opinion written details of the book)
    2012-10-03 10:10:46下载
    积分:1
  • matlab-gmsk
    基于matlab和vhdl的通信原理gmsk调制算法,主要包括GMSK相位路径的计算,GMSK眼图的仿真以验证相位计算的正确性,正余弦表的量化及bin文件的生成,以及用VHDL硬件语言所描述的基于EPM7128的地址逻辑.(Matlab and vhdl based on the principle gmsk Modulation of communication, including GMSK phase path calculation, GMSK eye diagrams of the simulation to verify the correctness of the phase calculation, is the cosine table generating quantitative and bin files, and using VHDL hardware description language logic based on the address of EPM7128.)
    2020-12-19 10:39:10下载
    积分:1
  • 基于FPGA和IP核的FIR低通滤波器
    用verilog语言实现数字电路低通滤波器(Implementation of digital circuit low-pass filter using Verilog language)
    2017-10-11 10:06:40下载
    积分:1
  • Hamming
    汉明码转换,在FPGA上用verilog实现(hamming encoder, using FPGA)
    2011-05-22 09:46:09下载
    积分:1
  • FPGASPI
    FPGA SPI 主要模块全部涵盖 时序解释 与DSP通信(FPGA SPI Timing interpretation covering all main modules communicate with the DSP)
    2020-12-09 13:49:20下载
    积分:1
  • Harris-algorithm-based-on-FPGA
    在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时,对一些较为复杂或者重复性工作模块多的情况下,算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益,还可以对程序有较详细的估计,在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module,it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)
    2013-02-28 15:41:39下载
    积分:1
  • 明德扬科教之Gvim_20170511
    说明:  FPGA核心板EP4CE10F17C8电路原理图(Circuit schematic diagram of EP4CE10F17C8 core board of FPGA)
    2021-04-14 19:58:55下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载