登录
首页 » VHDL » 次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序

次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序

于 2023-03-07 发布 文件大小:347.58 kB
0 111
下载积分: 2 下载次数: 1

代码说明:

次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序-Second source to achieve a spread spectrum receiver system, using VHDL language, and have a complete test procedure was

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CMOS 全加法器能量高效算术应用程序
    在电子产品中,加法器是一种数字电路,执行加法的数字。在许多计算机和其他种类的处理器,加法器使用不仅在算术逻辑单元(s),而且其他地方的处理器,
    2022-11-13 21:20:04下载
    积分:1
  • BCD_to_7_seg_decoder
    BCD to 7 segments display decoder
    2015-06-15 22:36:01下载
    积分:1
  • Advanced-FPGA-Design
    Advanced FPGA Design - Architecture, Implementation, and Optimization(Advanced FPGA Design- Architecture, Implementation, and Optimization)
    2015-04-13 16:00:33下载
    积分:1
  • led
    基于fpga的led点阵控制系统软件程序设计(Led dot matrix control system based on fpga software program design)
    2013-01-14 11:50:35下载
    积分:1
  • 实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date...
    实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date-rom 利用原图将各模块综合,利用ps2键盘控制频率及相位。-Dds realize functions, using Quartus software, sub-modules including the adder, phase-locked loop, date-rom image to the module using integrated, using ps2 keyboard to control the frequency and phase.
    2022-01-26 04:52:55下载
    积分:1
  • HDL的例子源代码2 / 5
    HDL example source code 2/5 dff_en
    2022-03-11 07:20:08下载
    积分:1
  • cpu8bit
    这是一个计算机组成原理综合性实验:设计8位cpu。该cpu是8bit的代码,包含有4个寄存器,一个存储器,还有alu以及控制器。一共可以实现16条指令。(This is a computer composition principle of comprehensive experiment: Design 8 cpu. The cpu is 8bit code contains four registers, a memory, as well as alu and controllers. A total of 16 instructions can be achieved.)
    2020-07-01 08:40:01下载
    积分:1
  • yiweijicunq
    16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • QAM_FPGA
    QAM调制,基于FPGA的实现,包含有乘法器模块、升降余弦滤波器模块、QAM序列生成模块(QAM modulator,the implementation based on FPGA,include MUL、FIRCOS and QAM generate)
    2021-03-03 01:49:33下载
    积分:1
  • motor
    步进电机驱动,32等级速度,带加减速度控制。verilog编写。(step motor driver,32 level speed.)
    2020-12-09 16:29:19下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载