登录
首页 » VHDL » 次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序

次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序

于 2023-03-07 发布 文件大小:347.58 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

次源码实现一个扩频接收机系统,用VHDL语言编写,并且有完整得测试程序-Second source to achieve a spread spectrum receiver system, using VHDL language, and have a complete test procedure was

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HW2+李东方+2019211409
    说明:  基于数据通路和控制器的高校简单PPM设计(PPM design based on datapath and controller)
    2020-11-25 02:19:32下载
    积分:1
  • Uart2Sdram2TFT_median_filter
    说明:  使用FPGA实现中值滤波算法,能够使数据直接使用该系统对数据进行中值滤波。(FPGA is used to realize the median filtering algorithm, which can make the data directly use the system for median filtering.)
    2019-12-30 21:27:58下载
    积分:1
  • 带自适应波特率发生器UART实现,经过FPGA验证的!
    带自适应波特率发生器UART实现,经过FPGA验证的!-UART baud rate generator with adaptive realization, after FPGA validation!
    2023-01-21 06:20:04下载
    积分:1
  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • frequence1
    基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
    2020-10-30 20:29:56下载
    积分:1
  • RS_Encode_Decode
    RS(255,223)编解码算法。verilogHDL代码实现,在XILINX的芯片上得到验证。不包含任何IP核,方便移植到任何FPGA芯片。(RS (255223) encoding and decoding algorithm. VerilogHDL code to achieve, in the XILINX chip to be verified. Does not contain any IP core, easy to transplant to any FPGA chip.)
    2016-01-21 12:07:34下载
    积分:1
  • adder8
    8位加法器源代码,vivado实现编写。(8 adder Source, vivado achieve write.)
    2015-12-01 20:35:55下载
    积分:1
  • read-string-from-FLASH
    read data of type character from flash memory
    2013-09-08 03:49:15下载
    积分:1
  • USB_Serial1
    实现basys3板子的串口通信,内容非常纤细,还带有数码管显示(Realization of serial communication of basys3 board)
    2021-03-26 17:19:13下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载