登录
首页 » VHDL » max_plus开发的 有max_plus就可以直接运行的交通灯制作 用vhdl语言编写的...

max_plus开发的 有max_plus就可以直接运行的交通灯制作 用vhdl语言编写的...

于 2022-07-18 发布 文件大小:8.83 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

max_plus开发的 有max_plus就可以直接运行的交通灯制作 用vhdl语言编写的-max_plus development of max_plus can direct the operation of traffic lights produced by VHDL language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • USB1.1 IP核心控制设备,用硬件描述语言…
    usb1.1的设备控制器IP核,是用verilog硬件描述语言写的-USB1.1 IP core for device control, written with hardware describing language of Verilog.
    2022-01-30 21:54:55下载
    积分:1
  • cordic
    基于cordic算法的DDS的Verilog代码。经过仿真验证,绝对可靠。(Based on cordic algorithm DDS Verilog code. Through the simulation, is absolutely reliable.)
    2013-12-20 17:22:38下载
    积分:1
  • FIR滤波器的VHDL语言实现
    FIR滤波器的VHDL语言实现-The implement of FIR Filter based on VHDL
    2022-01-24 13:17:20下载
    积分:1
  • processor
    processor design istruction load pipeline ,hazard
    2010-04-02 03:52:08下载
    积分:1
  • 用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。...
    用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。-VHDL hardware description language developed by miniUART Interface IP Core, Users can be embedded into their own FPGA module.
    2022-10-05 02:20:03下载
    积分:1
  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • led5604
    5604FPGA驱动,能显示数字(5604里面为4个595)(5604 FPGA driver, able to display digital (5604 contains 4 595))
    2020-06-19 18:00:01下载
    积分:1
  • Embedded System multiplier test report including source code language used VHDl
    嵌入式系统的乘法器试验报告 包括源代码 用VHDl语言编写-Embedded System multiplier test report including source code language used VHDl
    2022-03-26 04:15:28下载
    积分:1
  • elevator
    verilog语言写的一个四层电梯程序,有优先级的判断。(verilog language of a four-story elevator procedures to determine priority.)
    2020-10-31 14:29:55下载
    积分:1
  • 多功能信号发生器
     采用quartusⅡ仿真软件实现多功能信号发生器的FPGA设计,当输入端有时钟信号输入时,各个信号发生器模块独立运行,独立存在,发出各种信号,这些信号作为数据选择器的输入信号,在数据选择器的作用下,波形切换到相应的模块输出,将通过示波器显示出相应的波形图。
    2023-04-09 20:10:34下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载