登录
首页 » VHDL » vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 A的占空比也是可控的),可以存储任意波形特征数据并能重现该...

vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 A的占空比也是可控的),可以存储任意波形特征数据并能重现该...

于 2023-03-26 发布 文件大小:10.07 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成 各种波形的线形叠加输出。 -vhdl waveform occurred procedures. 4 achieve common sinusoidal waveform, 1.30, sawtooth, square-wave (A, B) the frequency and amplitude control output (square A duty cycle is also controllable), can store data of arbitrary waveform characteristics and able to reproduce the waveform, but also through a variety of linear superposition of the waveform output.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rs-codec-8-16
    RS[255,223]纠错码verilog源码,包含编码和解码模块,以及testbench等。(Verilog source code for RS[255,223] encoder and decoder, with testbench included.)
    2021-04-28 15:58:44下载
    积分:1
  • Xilinx ISE License
    说明:  Xilinx ISE License集合,包含Vivado、ise的破解license,安装ISE后loading license即可完成,最全的器件库(Xilinx ise license Collection, including Vivado and ISE cracking licenses. After ISE is installed, the loading license can be completed, which is the most complete device library.)
    2021-01-19 23:28:43下载
    积分:1
  • autosell-verilog
    实现简单自动售货机的基本功能。投币找零功能,并用Led数码管显示,输出结果用Led显示。(Basic functions simple vending machines. Coin change for function and use Led digital tube display, the output display Led.)
    2014-07-26 21:50:07下载
    积分:1
  • adc_cfg
    说明:  adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
    2020-11-04 16:29:51下载
    积分:1
  • shuzizhong3
    数字钟VHDL软件设计,包含多种功能,报时,12,24切换,调时(The design of VHDL digital clock software, including a variety of functions, timer, 12,24 switch, adjustable)
    2016-05-27 11:41:22下载
    积分:1
  • FPGA TRACKING SYS
    下采样与灰度
    2022-08-09 07:51:24下载
    积分:1
  • MID_FILTER
    中值滤波算法的verilog实现,可用于相关算法在基于FPGA的嵌入式图像处理系统中。(Median filtering algorithm verilog realization available FPGA-based embedded image processing system.)
    2015-03-16 19:36:18下载
    积分:1
  • decoder_38
    这是基于Quartus2 开发环境和verilog hdl语言写的38译码器(This is based development environment and Quartus2 verilog hdl language used to write decoder 38)
    2013-08-04 09:53:07下载
    积分:1
  • Listingprogram1
    listing program clock
    2012-11-26 03:31:42下载
    积分:1
  • 这是兼容的CPU 8051 VHDL语言,它不是一个侵权。上帝保佑!
    这是兼容的8051 VHDL CPU实现,应该不算侵权吧。 上帝保佑!-This is compatible CPU 8051 VHDL, it is not a tort. God bless!
    2022-10-01 01:00:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载