登录
首页 » VHDL » practical_lift_controller 实用电梯控制器 实用电梯控制系统block symbol file 实用电梯控制器的Verilo

practical_lift_controller 实用电梯控制器 实用电梯控制系统block symbol file 实用电梯控制器的Verilo

于 2023-03-27 发布 文件大小:1.18 MB
0 123
下载积分: 2 下载次数: 1

代码说明:

practical_lift_controller 实用电梯控制器 实用电梯控制系统block symbol file 实用电梯控制器的Verilog HDL程设计-practical utility practical_lift_controller elevator controller elevator control system block symbol file utility elevator controller Verilog HDL-way design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • reed_solom
    REEDSOLOMON source code
    2010-04-30 17:44:52下载
    积分:1
  • pll
    说明:  fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • Verilog written procedures for counting frequency meter module,
    verilog写的频率计程序的计数模块,-Verilog written procedures for counting frequency meter module,
    2022-03-20 18:03:19下载
    积分:1
  • A useful practical VHDL Tutorial, it is suitable for beginners to learn, introdu...
    一个很有用的vhdl实用教程,很适合初学者学习,介绍了vhdl的一些基本概念,还有一些经典的实例。-A useful practical VHDL Tutorial, it is suitable for beginners to learn, introduced some basic concepts of VHDL, there are some classic examples.
    2023-02-25 04:05:07下载
    积分:1
  • (Avalon-ST)-interface_from_liu
    IP 核的接口(The Avalon® Streaming (Avalon-ST) interface)的使用说明,和程序(IP core interface (The Avalon Streaming (Avalon-ST) interface) instructions for use, and procedures)
    2012-09-16 13:41:57下载
    积分:1
  • pid-vhdl
    基于vhdl的pid控制器设计,可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
    2014-05-12 21:15:37下载
    积分:1
  • DS1302
    基于DS1302芯片的VERILOG 语言数字钟。可实现年月日时分秒显示。(DS1302 chip-based language VERILOG digital clock. Date can be achieved when every minute display.)
    2014-06-26 15:53:06下载
    积分:1
  • MAX5250_Serial
    对MAX5250芯片进行控制,实现DA转换输出。(Controlling MAX5250 Chip)
    2019-06-27 14:19:36下载
    积分:1
  • CHANNEL_ESTIMATION_PROJECT
    基于 quartus 2 的 lte 信道估计verilog hdl代码 只有功能仿真 时序仿真自己加sdc文件并且调整testbench的clk才能做出来(Estimated Verilog HDL code based Quartus lte channel only functional simulation timing simulation plus sdc file and adjust the testbench clk to do it)
    2013-04-22 19:29:00下载
    积分:1
  • DLX-pipeline-in-verilog
    verilog实现DLX指令集5段流水线(5 stage DLX pipeline implemented in verilog)
    2013-08-24 22:59:48下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载