登录
首页 » Verilog » DDS数字信号发生器

DDS数字信号发生器

于 2023-04-02 发布 文件大小:895.15 kB
0 33
下载积分: 2 下载次数: 2

代码说明:

自己编写的DDS发生器,方波、三角波、正弦波、还可以输入任意的波形文件

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ldpc
    低密度校验码 ,很好用的代码,功能已经实现编码和译码(fpga ldpc)
    2014-04-09 10:24:51下载
    积分:1
  • mdio
    使用verilog语言进行编码 完成mdio接口访问phy8201芯片的功能(Use verilog language to encode the mdio interface to access the function of phy8201 chip)
    2018-09-18 14:20:40下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • FPGA数码管时钟显示
    FPGA时钟显示程序,可以按照正常的时间,频率可调,数码管显示00-00-00,中间的-可改。只要采用嵌套的循环结构实现
    2022-03-18 09:57:48下载
    积分:1
  • gobang
    一个用verilog实现的五子棋程序,用在fpga上,连接显示器,可选择与电脑对战或是双人对战,按wsad控制方向,回车控制落子,程序会自动判断输赢并显示结果(A 331 procedures implemented by verilog, used in fpga, connect the monitor, you can choose to play against the computer or a double play, press wsad control the direction, carriage control Lazi, the program will automatically determine the winners and losers and display the results)
    2015-03-30 13:13:35下载
    积分:1
  • is61lv25616 (1)
    verilog测试,fpga测试片外sramis61lv25616,256个k个字,16位,比较难调(it is fpga is 61lv25616 simple verilog program,complete sram read and write.it can read and write .)
    2020-12-09 15:39:18下载
    积分:1
  • soble
    基于FPGA的Sobel边缘检测算法的实现与仿真。此程序提供算法的verliog实现。(Implementation and Simulation of Sobel edge detection algorithm based on FPGA. This program provides the verliog implementation of the algorithm.)
    2017-08-30 16:06:04下载
    积分:1
  • io_uart
    verilog设计的32位IO口扫描后通过串口发送到计算机(Verilog design of 32 bit IO export after scanning through the serial port to the computer)
    2012-12-27 00:05:01下载
    积分:1
  • Manip_NIOS_1
    nios processor example 1
    2015-05-22 00:17:43下载
    积分:1
  • shuzizhong3
    数字钟VHDL软件设计,包含多种功能,报时,12,24切换,调时(The design of VHDL digital clock software, including a variety of functions, timer, 12,24 switch, adjustable)
    2016-05-27 11:41:22下载
    积分:1
  • 696522资源总数
  • 104029会员总数
  • 31今日下载