登录
首页 » VHDL » vga接口的工程实现,基于altera环境,需要的可以

vga接口的工程实现,基于altera环境,需要的可以

于 2023-04-22 发布 文件大小:129.02 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

vga接口的工程实现,基于altera环境,需要的可以-vga interface engineering implementation, based on altera environment, need to take a look at

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 系统设计
    说明:  基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • DC-Voltmeter
    Use this multimeter to make precise electronic measurements and tests. Easy-to-read LCD readout, positive set selector switch and 32" leads. AC voltage
    2013-01-07 22:52:54下载
    积分:1
  • matlab-genetic-algorithm
    matlab用法 主要用于线性规划,非线性规划,解决优化问题,作出最合理的决策等遗传算法程序(matlab usage is mainly used for linear programming, nonlinear programming to solve optimization problems, make the most rational decision-making, genetic algorithm)
    2011-09-08 10:34:43下载
    积分:1
  • mac_layer_switch_latest.tar
    source code for Ethernet logic
    2017-04-05 08:04:27下载
    积分:1
  • VHDL language used to achieve 8
    用VHDL语言实现8-3线编码器,16-4线编码器-VHDL language used to achieve 8-3 line encoder ,16-4-wire encoder
    2023-08-20 10:35:02下载
    积分:1
  • VC707_MIG_DDR3
    说明:  VC707_MIG_DDR3.sim文件夹中是仿真的文件:testbench和DDR3模型参数 VC707_MIG_DDR3.srcs文件夹中是源文件,包含DDR3的控制、收发模块、顶层文件(VC707_ MIG_ In ddr3.sim folder are simulation files: testbench and DDR3 model parameters VC707_ MIG_ Ddr3.srcs folder is the source file, including DDR3 control, transceiver module, top-level file)
    2020-10-16 19:20:53下载
    积分:1
  • wiley2007年的新书高级FPGA设计作者是权威的设计咨询公司老总,经验之谈...
    wiley2007年的新书高级FPGA设计作者是权威的设计咨询公司老总,经验之谈-wiley2007-year senior FPGA design book author is the authority of the design consulting firm CEOs, experiences
    2022-04-08 08:33:13下载
    积分:1
  • APF_Series_dq0_ad
    串联型有源电力滤波器的 PSCAD仿真,能检测到谐波电压,本仿真的优势是能针对电压跌落或者升高进行自动补偿。(PSCAD simulation of Series type APF (Active Power Filter),this project can dectect the drop of voltage and compensates auomaticly.)
    2013-03-13 22:51:50下载
    积分:1
  • bmistree_Project_Proposal
    project proposal of verilog language that is gud for beginners
    2011-04-25 00:31:03下载
    积分:1
  • BISS
    说明:  biss协议源码交流 verilog hdl源码,测试可用(Biss protocol ,achieved by verilog HDL,can be verify using modelsim or other simtools.)
    2020-12-02 09:19:26下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载