登录
首页 » VHDL » FPGA Verilog HDL模拟IIC通讯接口

FPGA Verilog HDL模拟IIC通讯接口

于 2023-04-25 发布 文件大小:200.22 kB
0 136
下载积分: 2 下载次数: 1

代码说明:

FPGA Verilog HDL模拟IIC通讯接口-FPGA Verilog HDL IIC Interface

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CAL
    基于BCD码的十进制ALU设计,可实现加减乘除的功能(BCD to decimal ALU based design can achieve the arithmetic function)
    2013-06-30 19:49:34下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • complex_timing_by_Primetime
    用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
    2012-08-05 19:07:47下载
    积分:1
  • vhdl 中各种数据类型的转换实现,可以调用函数库实现
    vhdl 中各种数据类型的转换实现,可以调用函数库实现-date type change
    2022-03-18 06:02:30下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • vhdl
    New files for pudn website
    2018-06-30 07:30:02下载
    积分:1
  • Quantitative algorithm for FPGA HDL coding, including VHDL and Verilog code. Can...
    用于FPGA的量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-Quantitative algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
    2022-02-10 06:00:42下载
    积分:1
  • D触发器,T触发器计数器MUX采用主动HDL可以运行使用3.2版本…
    d flip flop t flip flop counter mux using active hdl can be run using 3.2 version and creating new design
    2023-06-18 04:40:03下载
    积分:1
  • my_SMG_Fengzhuang
    FPGA 数码管接口例化编程,学习初级入门verilog编程技术(FPGA 数码管接口例化编程)
    2015-01-05 20:43:50下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载