登录
首页 » VHDL » Electronic design automation in the conversion of traffic signals on the realiza...

Electronic design automation in the conversion of traffic signals on the realiza...

于 2023-05-04 发布 文件大小:4.15 kB
0 23
下载积分: 2 下载次数: 1

代码说明:

电子设计自动化中关于交通信号的转换的实现程序,基于VHDL语言实现的-Electronic design automation in the conversion of traffic signals on the realization of the procedure, based on the realization of VHDL language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • multifre
    说明:  资料的内容是实现旋转机械同步整周期采样的数据采集系统相关文献资料,包括鉴相信号如何倍频,机械振动信号相位如何检测等的实现方法。(Information content is for rotating mechanical synchronization synchronous sampling data acquisition system-related documents, including the Kam-believe number to harmonic mechanical vibration signal phase to detection of realization.)
    2010-04-26 15:56:20下载
    积分:1
  • Altera_Audio
    针对Altera的DE2/ DE1交互板的音频核心的音频编解码器(编码器/解码器),并提供了音频输入和输出的接口。(The Audio Core interacts with the Audio CODEC (enCOder/DECoder) on the Altera DE2/DE1 Boards and provides an interface for audio input and output.)
    2015-04-01 22:21:49下载
    积分:1
  • biss
    绝对位置编码器biss与FPGA之间的通信(Absolute position encoder biss communication with FPGA)
    2017-08-04 12:10:13下载
    积分:1
  • eluosi_game
    使用Quartus II 9.1完成俄罗斯方块游戏,只要使用有VGA和键盘接口的FPGA开发板就行实现。操作简单,使用的是VHDL和Verilog语言(Use the Quartus II 9.1 to complete the tetris game, as long as you use a VGA and keyboard interface implementation of FPGA development board. The operation is simple, the use of VHDL and the Verilog language)
    2020-11-06 12:49:49下载
    积分:1
  • 以前学习VHDL语言时做的一个电子闹钟程序,可以实现时,分,秒的计时以及定时,校时,闹钟,整点报时的功能。...
    以前学习VHDL语言时做的一个电子闹钟程序,可以实现时,分,秒的计时以及定时,校时,闹钟,整点报时的功能。-VHDL language before learning to do procedures in an electronic alarm clock, you can realize hours, minutes and seconds of time and from time to time, school time, alarm clock, the whole point timekeeping function.
    2022-05-06 21:47:35下载
    积分:1
  • Chapter06
    cvery high compatibles for quartus
    2010-06-10 11:39:28下载
    积分:1
  • This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Educati...
    This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
    2022-02-12 08:59:26下载
    积分:1
  • jjiaotongdeng
    实现fpga上交通灯的设计,可以在开发板上实现红绿灯(Design of traffic lights on FPGA)
    2018-08-28 16:42:27下载
    积分:1
  • Verilog
    verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
    2013-08-14 09:21:43下载
    积分:1
  • wcdma_reciever
    本代码仿真了WCDMA小区搜索。cell_search_cpich scramble wcdmasource(This code emulation WCDMA cell search. cell_search_cpich scramble wcdmasource)
    2020-11-24 16:39:34下载
    积分:1
  • 696524资源总数
  • 103913会员总数
  • 34今日下载