登录
首页 » VHDL » 高科技的发展使芯片设计不再是半导体工业的领域,现场可编程逻辑阵列(FPGA)的出现使通过软件来快速实现芯片设计成为可能。本系统是广泛面向全球的工程技术人员和大专...

高科技的发展使芯片设计不再是半导体工业的领域,现场可编程逻辑阵列(FPGA)的出现使通过软件来快速实现芯片设计成为可能。本系统是广泛面向全球的工程技术人员和大专...

于 2023-05-14 发布 文件大小:251.77 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

高科技的发展使芯片设计不再是半导体工业的领域,现场可编程逻辑阵列(FPGA)的出现使通过软件来快速实现芯片设计成为可能。本系统是广泛面向全球的工程技术人员和大专院校学生,使您能够在最短的时间内掌握FPGA的应用与VHDL/AHDL/Verilog HDL这一电子逻辑设计利器,迅速的加入高级电子设计人才行列。-The development of high-tech chip design is no longer the field of semiconductor industry, field programmable logic arrays (FPGA) through the emergence of chip design software to quickly achieve the possible. This system is a broad global engineering and technical personnel and college students, so that you can in the shortest possible period of time to master the application of FPGA and VHDL/AHDL/Verilog HDL logic design of the electronic weapon, quickly adding advanced electronic design talent ranks.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 北大verilog课件,数字集成电路设计入门,从HDL到版图
    北大verilog课件,数字集成电路设计入门,从HDL到版图-North Verilog courseware, digital IC design entry, from HDL to the map
    2022-07-24 16:14:44下载
    积分:1
  • SoC-Design-DDR3-Controller-master
    说明:  难得的soc设计用的ddr3 verilog,可用于学习!!!!!有datasheet ,可仿真(soc ddr3 verilog for study !!)
    2020-06-22 17:07:57下载
    积分:1
  • stopwatch
    数字秒表的VHDL代码。当设计文件加载到目标器件后,设计的数字秒表从00-00-00开始计秒。,直到按下停止按键(按键开关S2)。数码管停止计秒。按下开始按键(按键开关S1),数码管继续进行计秒。按下复位按键(核心板上复位键)秒表从00-00-00重新开始计秒。(The VHDL code for digital stopwatch. When the design document loaded into the target device, the designed digital stopwatch count the seconds from the 00-00-00. Until you press stop key (key switch S2). Nixie tube stop count seconds. Press the start button (key switch S1), the digital control continue to count seconds. Press the reset button (core panel reset button) to restart the stopwatch count seconds from the 00-00-00.)
    2010-03-02 17:17:58下载
    积分:1
  • pj_gtx
    说明:  利用高速口GTX进行快速的数据传输,包括接受和发送模块,用途广泛(The use of high-speed port GTX for fast data transmission, including receiving and sending modules, has a wide range of uses.)
    2019-03-25 21:40:10下载
    积分:1
  • libiio-0.15
    ad9361 matlab驱动代码,运行此代码可在matlab中控制AD9361(AD9361 matlab driver code, running this code can control AD9361 in MATLAB)
    2020-07-25 12:38:44下载
    积分:1
  • banjian
    完成一个1位全减器的设计。以全减器为元件程序完成8位减法器设计。(Completed a one minus the whole design. Full reduction is to complete eight subtraction element program design.)
    2015-06-26 21:17:49下载
    积分:1
  • UART_FPGA
    此vhdl程序实现了在FPGA上构建UART通信串口。分为两部分,UART的发送端transfer和接收端receiver。需要外部根据需求提供波特率时钟。(This program implements the building vhdl UART serial interface on the FPGA. Divided into two parts, UART transfer sender and receiver receiver. Required to provide the baud clock external demand.)
    2015-03-04 11:02:17下载
    积分:1
  • this a spartan 3E base project file. this is the project of game in which vga...
    this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
    2023-07-29 01:40:03下载
    积分:1
  • digital_piano-VHDL
    使用VHDL编写数字蜂鸣器音乐,整个项目文件,可直接使用 (Use VHDL to write 1602led driver, the entire project file, and can be used directly.)
    2020-12-27 22:49:03下载
    积分:1
  • CLA
    超前进位加法器得VHDL实现小点资料代码(CLA was a small point of information VHDL code)
    2007-11-14 20:26:59下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载