sw1->sw1->sw2,则表示解锁右侧将导致七节灯显示为"8"-IMDN开发者社群-imdn.cn"> sw1->sw1->sw2,则表示解锁右侧将导致七节灯显示为"8" - IMDN开发者社群-imdn.cn">
登录
首页 » VHDL » 5. For the key to enter a password lock, assuming that reset after the seven lam...

5. For the key to enter a password lock, assuming that reset after the seven lam...

于 2023-06-12 发布 文件大小:634.34 kB
0 23
下载积分: 2 下载次数: 1

代码说明:

5对于进入密码锁的钥匙,假设复位后七节灯显示为" 0",而使用sw1、sw2两个,则sw2-> sw1-> sw1-> sw2,则表示解锁右侧将导致七节灯显示为" 8"

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Bayer2RGB
    Bayer 转RGB Verilog代码实现。。5*5 窗口。在工程中应用的(Bayer to RGB Verilog code implementation. 5*5 window. Applied in Engineering)
    2020-12-14 15:29:15下载
    积分:1
  • 等精度频率计的verilogHDL的实现,我花了好长时间才写的哦
    等精度频率计的verilogHDL的实现,我花了好长时间才写的哦
    2022-06-28 09:27:01下载
    积分:1
  • PrinciplesofVerifiableRTLDesignpart2
    非常好的verilog书 国际牛人写的 适合各个阶段学习的人(Very good Verilog books were written in the international cattle suitable for the various stages of learning)
    2007-09-28 11:26:38下载
    积分:1
  • PIC单片机学习软件及其资料
    说明:  PIC单片机学习软件及其资料,入门到精通(PIC MCU learning software and its information, entry to proficiency)
    2019-07-04 17:17:40下载
    积分:1
  • Serial_Adder
    注意:是verilog语言写的 一bit的全加器,实现4位数的串行加法器,一个时钟能完成一次一bit的全加(Note: It is verilog language to write a bit full adder, to achieve four-digit serial adder, a clock can be completed once a bit full adder)
    2020-10-30 20:09:55下载
    积分:1
  • 4x4Key_daisy090708
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上实现对4x4键盘的输入控制,并显示在一个8段式数码管上。(The use of Altera' s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 the development board to realize 4x4 keyboard input control, and displayed in an eight-stage digital pipe.)
    2009-09-25 06:24:34下载
    积分:1
  • 33
    说明:  高速宽带数字调制技术的研究,该论文也是非常经典的,希望对大家有帮助(High-speed broadband digital modulation technology, the paper is also very classic, I hope all of you help)
    2009-07-03 11:47:02下载
    积分:1
  • src
    说明:  假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
    2020-12-15 13:49:14下载
    积分:1
  • 基于FPGA的FFT算法的设计与实现
    基于FPGA实现FFT算法,内容包含论文、程序、仿真等等(Implementation of FFT algorithm based on FPGA)
    2020-07-02 00:00:07下载
    积分:1
  • RS译码的Euclid算法及其FPGA实现,并通过仿真器的出结果,对于设计RS译码很有帮助...
    RS译码的Euclid算法及其FPGA实现,并通过仿真器的出结果,对于设计RS译码很有帮助-RS decoding Euclid algorithm and its FPGA implementation, and through the simulator results are helpful for the design of RS decoder
    2022-08-20 11:45:06下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载