登录
首页 » VHDL » asynchronous serial communication port of the FPGA, function (1) serial data rec...

asynchronous serial communication port of the FPGA, function (1) serial data rec...

于 2023-06-21 发布 文件大小:195.18 kB
0 84
下载积分: 2 下载次数: 1

代码说明:

异步串口通信口在FPGA实现,功能有(1)串行数据接收的同步控制;(2) 串行数据发送的同步控制-asynchronous serial communication port of the FPGA, function (1) serial data receiver synchronization control; (2) the transmission of serial data synchronization control

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Study_Test
    说明:  实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • FPGA
    zc706板子原理图,在使用板子时候可以参照设计,使用帮助巨大。(Zc706 board schematic diagram, when using the board can be reference to design, use the help.)
    2016-01-13 22:00:05下载
    积分:1
  • Verilog HDL
    基于Verilog HDL的数字电压表的程序-Verilog HDL-based procedures for the digital voltmeter
    2023-07-27 02:05:03下载
    积分:1
  • FPGA_MVB
    此论文想详细阐明了用FPGA做硬件处理,集成SOPC功能实现MVB通讯协议的解决方案,可以运行在alter fpga上面。(This paper expounds in detail the processing to do with FPGA hardware, integrated solutions for SOPC function of the realization of MVB communication protocol, can run in alter FPGA above.)
    2021-01-03 17:58:56下载
    积分:1
  • verilog for full_adder
    verilog for full_adder
    2022-06-28 14:23:05下载
    积分:1
  • 利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信 BLUE
    利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.
    VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.
    2022-02-20 20:59:44下载
    积分:1
  • Clifford-E.-Cummings-paper
    Clifford E. Cummings论文合集,其中关于FIFO的设计很经典(Clifford E. Cummings collection of papers, on the FIFO design classic)
    2012-07-21 01:32:34下载
    积分:1
  • disparity
    Disparity mapp code in VHDL
    2017-11-30 14:48:59下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载