登录
首页 » VHDL » 用数码管显示时间的数字电子钟verilog编写

用数码管显示时间的数字电子钟verilog编写

于 2022-06-22 发布 文件大小:3.44 kB
0 124
下载积分: 2 下载次数: 2

代码说明:

用VERILOG编写的数字电子钟,用数码管进行显示时间-VERILOG prepared with digital electronic clock with a nixie tube display time

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 带LDN的的同步的预置数端子,并且带CLR的异步清零端
    带LDN的的同步的预置数端子,并且带CLR的异步清零端-LDN synchronization with the preset number of terminals, and cleared with CLR Asynchronous client
    2022-02-22 00:30:35下载
    积分:1
  • FPGA_can
    实现基于FPGA的控制MCP2515发送的程序,本人编写通过测试,希望提供帮助(FPGA-based control program sent MCP2515, I write to pass the test, hoping to help)
    2020-12-31 09:28:59下载
    积分:1
  • DDS now to the use of more extensive relative bandwidth, frequency conversion ti...
    DDS在现在运用月来越广泛,在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平,为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-resolution and integration, and other aspects far more than the traditional frequency synthesizer technology can achieve the level To provide a superior analog signal source performance. DDS technology can be used very easily to a variety of signal. FPGA Implementation of DDS
    2022-02-12 02:47:38下载
    积分:1
  • GgmsskModulatM
    GMSK的调制解调,理理想信道,画出其功率谱。 (GMSK modulation and demodulation, management ideal channel, to draw its power spectrum.)
    2020-07-02 02:00:02下载
    积分:1
  • 基于Xilinx FPGA实现PS2键盘鼠标接口。版本1.0
    基于Xilinx FPGA实现PS2键盘鼠标接口。版本1.0-Based on Xilinx FPGA realize PS2 keyboard and mouse interface. Version 1.0
    2022-07-22 17:23:31下载
    积分:1
  • 138
    用vhdl 语言实现138译码器,用vhdl 语言实现138译码器,(vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl vhdl )
    2009-04-21 12:32:17下载
    积分:1
  • eBook_Verilog_HDL--Guide_to_Digital_Design_Synthes
    说明:  对于有经验的用户和新用户写的,这本书给您的Verilog HDL的广泛报道。该书强调了实际设计和验证的角度,而不是只注重Verilog的语言方面。(Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. )
    2010-04-15 01:27:30下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • ht82v38 线性ccd AD转换fpga程序
    ht82v38 线性ccd 16位 AD转换fpga程序VHDLHT82V26(38)是Holtek(隶属台湾盛群半导体股份有限公司)出品的专用于CCD/CIS模拟信号的处理器。当然,其也可做为通用ADC芯片使用。 HT82V38采用3.3V,5V工作电源,采用三个信道的结构(3个ADC输入通道,分别为R、G、B通道),可提供一个、两个或三个信道的操作模式供用户选择,其A/D转换器精度为16位(16bit),转换速率最高达到30MSPS。
    2022-03-09 21:51:37下载
    积分:1
  • VGA
    说明:  用VERILOG编写的一个可以实现VGA显示的程序.....(Prepared using a VERILOG VGA display program can .....)
    2011-03-04 12:25:21下载
    积分:1
  • 696518资源总数
  • 106242会员总数
  • 10今日下载