登录
首页 » VHDL » 用数码管显示时间的数字电子钟verilog编写

用数码管显示时间的数字电子钟verilog编写

于 2022-06-22 发布 文件大小:3.44 kB
0 120
下载积分: 2 下载次数: 2

代码说明:

用VERILOG编写的数字电子钟,用数码管进行显示时间-VERILOG prepared with digital electronic clock with a nixie tube display time

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 自己编的一个分频器的程序模版 虽然原理很简单,经过多次实践很实用 被多次用在其它的程序中...
    自己编的一个分频器的程序模版 虽然原理很简单,经过多次实践很实用 被多次用在其它的程序中-own series of the dividers of a procedure template Although very simple principle, after repeated practice by many very practical use in other proceedings, and,
    2022-02-15 15:20:10下载
    积分:1
  • unishift
    An universal shift register performs the following tasks load, right shift ,left shift and parallel load as the selection inputs are 00,01,10,11 respectively. Such a register is implemented here in Quartus.
    2009-09-24 18:56:48下载
    积分:1
  • 基于EPM1270的PS2键盘鼠标驱动源码Verilog
    基于EPM1270的PS2键盘鼠标驱动源码Verilog-Based on the EPM1270 the PS2 keyboard and mouse-driven Verilog source
    2023-04-28 06:25:04下载
    积分:1
  • led1
    说明:  点亮led流水灯,通过调用锁相环,可以更改对应的时钟。(Lighting the LED pipelining lamp, the corresponding clock can be changed by calling the phase-locked loop.)
    2020-06-16 07:00:01下载
    积分:1
  • paper_about_polypahse
    一篇关于多相滤波器的论文,讲解了关于多信道的实现与仿真。(A paper about the polyphase filter,explained about the realization of multi-channel and simulation )
    2014-11-21 22:32:22下载
    积分:1
  • THS1206
    FPGA来实现数据采集,AD采用TI公司的THS1206,高速并行AD,内含16字FIFO,降低硬件复杂度。(FPGA to realize data acquisition, AD using TI company s THS1206, high-speed parallel AD, containing the 16-character FIFO, to reduce hardware complexity.)
    2009-07-09 09:08:27下载
    积分:1
  • SPWM_FPGA
    用FPGA实现SPWM波输出,其中包含三角波和正弦波(With the FPGA realization of SPWM wave output, including triangle wave and sine wave )
    2015-04-19 11:24:18下载
    积分:1
  • 基于dds的波形发生器
    说明:  DDS的基本原理主要由五部分组成,分别是;相位累加器,正弦波形存储器,数模转换器,低通滤波器和时钟,将相位累加器输出的数据作为地址,用来查询表的数据,将取出的正弦数据通过数模转换器输出模拟信号,模拟信号再通过一个低通滤波器输出纯净的正弦波信号。(The basic principle of DDS is mainly composed of five parts: phase accumulator, sinusoidal waveform memory, digital to analog converter, low-pass filter and clock. The output data of phase accumulator is used as address to query the data of table. The extracted sinusoidal data is output analog signal through digital analog converter, and the analog signal is output pure sine through a low-pass filter Wave signal.)
    2020-09-16 23:34:30下载
    积分:1
  • Listingprogram1
    listing program clock
    2012-11-26 03:31:42下载
    积分:1
  • 这是一个基本的ARM7_Core 有基本功能 但不是太完善
    这是一个基本的ARM7_Core 有基本功能 但不是太完善-This is a basic ARM7_Core has the basic functions, but not too perfect
    2022-01-26 06:35:06下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载