登录
首页 » VHDL » 高速FIFO,verilog设计。速度高达130Mhz

高速FIFO,verilog设计。速度高达130Mhz

于 2023-06-26 发布 文件大小:105.36 kB
0 863
下载积分: 2 下载次数: 1

代码说明:

高速FIFO,verilog设计。速度高达130Mhz-High-speed FIFO, verilog design. Speed up to 130MHz

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART
    字长可以简单调整,即可实现任意字长UART通讯(The word length can be simply adjusted to achieve any word length UART communication.)
    2018-07-09 22:06:02下载
    积分:1
  • VGA采用Spartan 3E板系统的VHDL
    Vga in vhdl using spartan 3e board basys
    2023-04-03 19:05:04下载
    积分:1
  • hssdrc IP核的可配置的通用SDRAM控制器的自适应银行…
    HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
    2022-09-20 22:10:03下载
    积分:1
  • simwindfarm-v1.0
    GFHGFHGFH DFHFDHD GHDHFDHHFD DFHFDHDF
    2021-04-11 22:08:57下载
    积分:1
  • HM74YM
    在QUARTUS II上实现(7,4)汉明码的译码VHDL语言设计((7,4)Hamming decoder)
    2015-05-09 11:14:17下载
    积分:1
  • or2a
    使用vhdl语言设计一位全加器,在仪器上下载并实现LED灯的闪亮(A full adder design)
    2013-09-26 18:24:15下载
    积分:1
  • FPGAPPCI9054
    FPGA连接PCI9504的电路图。以及PCB文件(FPGA connected to the circuit diagram of the PCI9504. And PCB files)
    2012-10-22 15:29:00下载
    积分:1
  • stm32-and-fpga-communication-by-spi
    该实验完成的功能是STM32与FPGA通信(The function of the experiment is STM32 and FPGA communication)
    2020-11-16 09:29:42下载
    积分:1
  • CPLD_PWM
    一个在CPLD,EPM70128上实现的PWM控制源程序。(A CPLD, EPM70128 realize the PWM control on the source.)
    2008-07-25 12:43:39下载
    积分:1
  • xapp1251
    1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载