登录
首页 » VHDL » VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!...

VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!...

于 2023-06-28 发布 文件大小:319.19 kB
0 199
下载积分: 2 下载次数: 1

代码说明:

VGA 测试程序,可显示彩色条纹,用vhdl语言编写,经过测试,运行稳定,带有注释!-VGA test procedure can be displayed color stripes, using VHDL language, tested and stable operation with Notes!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL实现简单的8位CPU doc文件上有源代码
    VHDL实现简单的8位CPU doc文件上有源代码-VHDL simple eight CPU doc documents Active code
    2023-01-26 05:05:03下载
    积分:1
  • vivado2018+IPs
    说明:  Xilinx Vivado 2018 License File
    2021-01-19 22:08:41下载
    积分:1
  • 以上是VHDL硬件描述语言写的一个简单锝路流水灯程序,希望对刚接触VHDL的朋友有一定帮助...
    以上是VHDL硬件描述语言写的一个简单锝路流水灯程序,希望对刚接触VHDL的朋友有一定帮助-These are the VHDL hardware description language written in a simple flow path lights technetium procedures,刚接触VHDL want to have some friends to help
    2023-08-06 14:45:02下载
    积分:1
  • Verilog-design-and-identify-book
    找到这本书的完整版了。呵呵,贴出来和大家共享。这是本好书,我买了一本作为Verilog的参考书。这本书语法部分集中,便于查阅,此外讲了很多实用的设计思想。最重要的是本书薄,可以完整看完。强烈推荐。 (如果只是查阅,电子版就可以,如要完整学习,建议还是买纸质版的)(Find the full version of this book. I posted and share. This is a good book, I bought a reference book as Verilog. Syntax in this book section focuses on ease of reference, in addition to speaking a lot of useful design ideas. The most important thing is that the book is thin, you can complete reading. Highly recommended. (If you only access the electronic version to complete learning, suggestions or to buy the paper version))
    2012-06-07 21:58:19下载
    积分:1
  • fifo_rs232
    从FIFO到到RS232的实现,用于接收和缓存数据(TripAdvisor RS232 FIFO implementation for receiving data and cache)
    2016-08-26 13:57:23下载
    积分:1
  • vhdl_quick-learn
    vhdl learnig material............
    2015-08-07 19:09:24下载
    积分:1
  • Features: Based on the VHDL language, realize high
    功能:基于VHDL语言,实现对高速A/D器件TLC5510控制-Features: Based on the VHDL language, realize high-speed A/D control devices TLC5510
    2022-11-12 08:45:02下载
    积分:1
  • uart
    通过串口发送,实现FPGA与stm32的dds发生器(Implementation of DDS generator)
    2018-11-28 09:19:29下载
    积分:1
  • 一个同步有限状态机(FSM)的设计是一个数字的共同任务…
    Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and different methodologies are compared using real-world examples.
    2022-01-26 02:12:10下载
    积分:1
  • W5100
    使用spi模式初始化w5100,实现了快速以太网的初步建立(Using the spi mode initialization w5100, to achieve the initial establishment of a Fast Ethernet)
    2020-08-02 20:08:35下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载