登录
首页 » VHDL » Common examples of VHDL, suitable for beginners, there are examples of commonly...

Common examples of VHDL, suitable for beginners, there are examples of commonly...

于 2023-07-12 发布 文件大小:227.84 kB
0 28
下载积分: 2 下载次数: 1

代码说明:

VHDL常用实例,适合初学者,有计时器等常用例子-Common examples of VHDL, suitable for beginners, there are examples of commonly used timer, etc.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CPU
    使用QuartusII软件,利用VHDL语言设计实现CPU,其中包含时序图仿真。(Using software QuartusII, using VHDL language to design the CPU, which contains sequence diagram simulation.)
    2015-07-22 16:23:52下载
    积分:1
  • niossram
    altera fpga ep3c25器件微处理器开发,niosii+sram, 已编译通过,可直接下载到开发板(altera fpga ep3c25 the development of microprocessor devices, niosii+ sram, compiled through, can be directly downloaded to the development board)
    2009-04-13 13:26:42下载
    积分:1
  • quartus2tutorial
    说明:  自己收集的quartus2 教程以及vhdl语言教程,和如何在quartus中使用modism仿真 ,希望对大家有用(Tutorial quartus2 own collection, as well as language tutorials vhdl and quartus how to use modism, useful for all of us hope)
    2009-07-27 09:09:22下载
    积分:1
  • VHDL-DDS
    基于FPGA的DDS信号源设计,32位相位累加器,产生可调频率(FPGA-based DDS signal source design, 32-bit phase accumulator to generate tunable frequency)
    2013-06-27 15:16:15下载
    积分:1
  • 基于FPGA的交通控制器
    设计一个由一条主干道和一条支干道的汇合点形成的十字交叉路口的交通灯控制器: 1)       主、支干道各设有3个方向的绿、黄、红指示灯(左转、直行和右转),每个行驶方向均配有时间显示数码管;2)       主干道处于常允许通行状态,而支干道有车来才允许通行(由外部信号通知)。3)       当主、支道均有车时,两者交替允许通行,主干道每次放行90s,支干道每次放行60s,在每次由亮绿灯变成亮红灯的转换过程中,要亮5s黄灯作为过渡,并进行减计时显示。
    2022-02-26 08:00:04下载
    积分:1
  • SOPC_PCI
    基于FPGA的pci总线接口设计。。。。。。。。。。。。。(FPGA-based PCI bus interface design)
    2012-03-28 13:55:33下载
    积分:1
  • bignum
    a big number class and a calculator using the class
    2012-12-25 10:14:31下载
    积分:1
  • ANALYSIS-OF-ALL-GATES
    ANALYSIS OF ALL GATESS
    2013-11-12 13:33:55下载
    积分:1
  • RFID
    RFID防碰撞算法的研究,以及对其各种算法的仿真,以及改进算法的仿真和比较。(RFID anti-collision algorithm, as well as its simulation algorithms, and improved simulation and comparison algorithms.)
    2020-12-03 09:59:25下载
    积分:1
  • 采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....
    采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整.-Using Verilog HDL language hardware design, the realization of the basic public telephone billing function, design integrity.
    2022-02-25 23:14:29下载
    积分:1
  • 696524资源总数
  • 103843会员总数
  • 49今日下载