-
hdb3_v3
Quartus环境下使用Verilog编写的HDB3编解码程序，RTL和时序仿真已过(Quartus under the environment of a HDB3 protocol procedures written in Verilog, RTL and timing simulation has be passed)
- 2015-11-24 21:56:05下载
- 积分：1
-
基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有
基于EDA的八音自动播放电子琴设计 内有VHDL语言设计 有-The octave-based EDA player automatically have a flower design language VHDL design
- 2022-07-23 01:54:55下载
- 积分：1
-
Written in the quaters of the size of the comparator output, verilog language wr...
在quaters下写的比较数的大小输出，verilog语言写的，具有状态机和存储器-Written in the quaters of the size of the comparator output, verilog language written with the state machine and memory
- 2022-02-26 07:00:13下载
- 积分：1
-
I2C APB ds v1.0
关于i2c master/slaver control 方面的技术资料 介绍其特色与使用方法(On the i2c master/slaver control of technical information on their characteristics and use)
- 2007-07-29 00:40:04下载
- 积分：1
-
ANALYSIS-OF-ALL-GATES
ANALYSIS OF ALL GATESS
- 2013-11-12 13:33:55下载
- 积分：1
-
TCD1304_drive
FPGA驱动TCD1304AP线阵CCD，并经采集将数据通过串口传输至上位机(FPGA drives TCD1304AP linear CCD, and by collecting the data transmitted through the first bit machine serial)
- 2021-05-15 18:30:02下载
- 积分：1
-
PCIE
xilinx spartan6的pcie pio源代码(xilinx spartan6 pcie pio demo)
- 2020-11-25 14:39:32下载
- 积分：1
-
vhdl code for counterand detemines how counter
works
vhdl code for counterand detemines how counter
works
- 2023-03-20 20:40:03下载
- 积分：1
-
CPU-master
说明： misp，五级流水源码，实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
- 2020-06-16 00:00:07下载
- 积分：1
-
SeggerEval_LPC2478
emWin 在LPC2478上实现LCD的高性能显示(emWin to achieve high-performance LCD display in the LPC2478)
- 2012-08-04 13:54:29下载
- 积分：1
