登录
首页 » Verilog » 基于MIPS指令集的32位CPU设计与Verilog语言实现_单周期CPU

基于MIPS指令集的32位CPU设计与Verilog语言实现_单周期CPU

于 2023-07-31 发布 文件大小:1.85 MB
0 20
下载积分: 2 下载次数: 2

代码说明:

基于MIPS指令集的32位CPU设计与Verilog语言实现的单周期CPU,内含源代码和实验设计报告及实验仿真截图,与大家共享~

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sp605 multiboot rdf 0028 13.2 c
    sp605_multiboot_rdf0028_13.2_c 主要进行ICAP内部配置,在mutlboot中使用内部接口ICAP,通过state machine 控制ICAP读取 寄存器的状态值。还需要进行bit swap 对指令进行位交换
    2022-07-11 17:13:54下载
    积分:1
  • VHDL-SUBWAY
    基于QuartusII环境下的地铁自动售票系统(Subway auto ticketing system based on QuartusII)
    2011-04-20 09:35:24下载
    积分:1
  • 明德扬科教之Gvim_20170511
    说明:  FPGA核心板EP4CE10F17C8电路原理图(Circuit schematic diagram of EP4CE10F17C8 core board of FPGA)
    2021-04-14 19:58:55下载
    积分:1
  • Verilog
    verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
    2013-08-14 09:21:43下载
    积分:1
  • z_max_spwm
    Z源逆变器简单升压模拟仿真。调制方式为SPWM,通过设置三角波幅值和比较电压,即可调节输出电压。(Z-source inverter simple step-up simulation. Modulation mode SPWM, by setting the the triangle amplitude and the comparison voltage to regulate the output voltage.)
    2020-11-02 19:09:53下载
    积分:1
  • VHDL
    先设计序列发生器产生序列:1011010001101010;再设计序列检测器,检测序列发生器产生序列,若检测到信号与预置待测信号相同,则输出“1”,否则输出“0”,并且将检测到的信号的显示出来。(First design sequence generator sequence: 1011010001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.)
    2015-01-04 12:35:54下载
    积分:1
  • lesson38_lcd1602_clander
    说明:  基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • tongbu
    使用VERILOG开发时钟同步算法,能够从数据信号中提取时钟信息,(Clock synchronization algorithm using VERILOG developed to extract the clock from the data signal information,)
    2020-11-11 12:39:44下载
    积分:1
  • GMSK
    说明:  高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • 696524资源总数
  • 103945会员总数
  • 46今日下载