登录
首页 » VHDL » VHDL语言进行,调试通

VHDL语言进行,调试通

于 2023-08-07 发布 文件大小:112.15 kB
0 22
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言编写,在MAXPLUS2下调试通过-VHDL language, debug through MAXPLUS2

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • jiaotongdeng
    Quartus2环境下基于VHDL状态机的交通灯程序(VHDL state machine traffic lights based on Quartus2 environment)
    2014-01-13 21:57:00下载
    积分:1
  • crc16CCITT
    自己用verilog编写的crc16-ccitt码的产生,是并行的。(Crc16-ccitt code written in verilog generate parallel.)
    2012-12-13 09:46:58下载
    积分:1
  • Three-phase-power
    利用FPGA,产生三相SPWM波,与后继硬件电路配合,形成三相电源。高效,实用。(Using FPGA, produce three-phase SPWM wave, with subsequent hardware circuit with the formation of three-phase power. Efficient and practical.)
    2021-04-06 23:49:02下载
    积分:1
  • shuzihongdianlu
    数字钟电路的实现,可以24小时计时,可调整时间!(Digital clock circuit implementation, a 24-hour timer, adjustable time!)
    2013-08-18 14:49:14下载
    积分:1
  • VHDL的寄存器读写参考,可自己根据要求重新修改,本示范只做参考用...
    VHDL的寄存器读写参考,可自己根据要求重新修改,本示范只做参考用-Register read and write VHDL reference to their request to amend in accordance with, the reference model only
    2022-09-23 06:45:03下载
    积分:1
  • 1_ADDER
    说明:  第1例到第6例的源描述都是从第8例的程序包中 提取出来的,不能单独编译,这些例子的编译与 模拟请参考第8例.(Example No. 1 to the first six cases are the source described in Example 8 from the first package to extract it and can not be a separate compiler, which compiler and simulation examples please refer to the first eight cases.)
    2008-09-09 18:00:16下载
    积分:1
  • ps2
    PS2键盘硬件模块控制器,主要实现硬件PS2键盘的控制,适合初学verilog学者实验。(PS2 keyboard controller hardware module, the main hardware PS2 keyboard control, suitable for beginners verilog scholar experiments.)
    2014-09-16 19:06:23下载
    积分:1
  • verilog8
    Learning Verilog Chinese Version Part 8
    2012-06-15 06:04:00下载
    积分:1
  • MCU and FPGA communication functions: SCM control FPGA to write a byte of data...
    单片机与FPGA的通信  功能 :单片机控制写FPGA一字节数据 单片机控制写FPGA一字节数据时钟 (注意读写数据端口可复用,也可分用) 单片机控制发送数据端口 -MCU and FPGA communication functions: SCM control FPGA to write a byte of data SCM control FPGA to write a byte of data clock (Note that the read and write data ports can be re-used, but also can be divided into use) SCM control to send data port
    2023-04-21 07:05:03下载
    积分:1
  • lbs_fpga_upld
    利用FPGA实现与powerpc的localbus数据接口代码。用verilog实现(localbus interface with PowerPC using Verilog)
    2020-11-25 22:59:38下载
    积分:1
  • 696524资源总数
  • 103801会员总数
  • 61今日下载