登录
首页 » VHDL » for Dictyophora board, in the way of achieving LCD clock function.

for Dictyophora board, in the way of achieving LCD clock function.

于 2023-08-10 发布 文件大小:79.25 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cy68013 vhdl code and usb high speed
    cy68013 vhdl code and usb high speed
    2022-04-25 05:24:27下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • spi_src
    在FPGA上实现CAN总线SPI接口通信,使用Verilog语言(Realize SPI interface communication of CAN bus on FPGA, using Verilog language)
    2019-06-26 16:15:45下载
    积分:1
  • vending-machine
    用Verilog实现自动售货机功能,代码较初级。易懂,内含test文件。(Automatic vending machines function with Verilog code than the primary. Understandable, containing test files.)
    2013-11-30 20:25:34下载
    积分:1
  • 一种使用modelsim6简单的解码程序
    A program for a simple decoder using ModelSim6
    2022-02-06 04:44:14下载
    积分:1
  • 直接频率合成,Quicklogic提供,部分源文件是Quicklogic 专用文件
    直接频率合成,Quicklogic提供,部分源文件是Quicklogic 专用文件-direct frequency synthesis, pioneered provide some source document is dedicated ESP
    2022-01-25 17:31:05下载
    积分:1
  • 行人交通灯系统设计与7段显示
    2022-08-09 10:50:36下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • hanming
    用Verilog语言实现汉明编码,很粗燥,是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)
    2010-10-01 13:08:16下载
    积分:1
  • singlecycle_mips
    single cycle mips design by verilog.
    2020-09-07 19:48:02下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载