登录
首页 » Verilog » FPGA基于PCIE的DMA测试

FPGA基于PCIE的DMA测试

于 2023-08-18 发布 文件大小:8.94 MB
0 109
下载积分: 2 下载次数: 1

代码说明:

利用ISE工具,完成对v6系列的FPGA上PCIE以及DMA数据测试仿真,可以通过编译产生仿真波形,也可以根据自己的开发板烧录到自己的板子上

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16bit multiplier
    Verilog code to implment the 16 bits logic multiplier. The output is also 16bits including the document to describe the implement in detail .
    2022-01-28 09:21:47下载
    积分:1
  • LMS
    verilog实现的LMS的算法,另外有tb文件可以测试已测试代码正确……(verilog implementation of LMS algorithm, another tb files can test the code has been tested properly ......)
    2021-03-12 15:29:25下载
    积分:1
  • HDB3-encoderauncoder
    HDB3编码器与解码器,以及RTL图,使用Verilog HDL实现(HDB3 encoder and decoder, and RTL diagram, use Verilog HDL to implement)
    2014-12-14 13:17:26下载
    积分:1
  • pci_fpga
    对pci9054芯片的配置进行了设置,并对PCI9054的各状态机进行了设置,程序经过了测试(Pci9054 chip on the configuration of the set, and each state machine PCI9054 been set, the program have been tested)
    2013-10-12 11:39:45下载
    积分:1
  • _基于FPGA的激光测距系统研究
    说明:  基于fpga的激光测距系统,可以给工程提供理论指导(The laser ranging system based on FPGA can provide theoretical guidance for engineering)
    2019-11-25 12:54:41下载
    积分:1
  • hamming
    verilog语言实现一个CPU,汇编程序实现汉明编码功能,输入11位代码,输出15位编码结果。(Verilog language to achieve a CPU, assembler to achieve Hamming coding function, enter 11 bit code, output 15 bit encoding results.)
    2020-07-03 14:00:01下载
    积分:1
  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • 5.7
    设计一个简单的FIR滤波器,并按要求确定滤波器的系统函数。(Design a simple FIR filter, and determine the filter according to the requirement of system function.)
    2015-04-17 18:26:49下载
    积分:1
  • cic_dec_8_five
    CIC抽取滤波器,抽取系数8,verilog版本,用于数字下变频(CIC decimation filter, extraction coefficient of 8, verilog version, for digital down-conversion)
    2010-03-02 12:53:31下载
    积分:1
  • 夏宇闻-Verilog数字逻辑设计教程
    说明:  引入了Verilog HDL硬件描述语言介绍了信号处理与硬线逻辑设计的关系,以及有关的基本概念。(In this paper, Verilog HDL hardware description language is introduced to introduce the relationship between signal processing and hardware logic design, as well as the related basic concepts.)
    2019-10-28 13:11:12下载
    积分:1
  • 696518资源总数
  • 105908会员总数
  • 30今日下载