登录
首页 » VHDL » E1(一级欧洲传输标准)

E1(一级欧洲传输标准)

于 2023-08-26 发布 文件大小:5.27 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 通信协议AHB_LITE
    AHB_Lite 通信协议的FPGA Verilog 设计(AHB_Lite communication protocol Verilog design in FPGA)
    2020-12-15 10:09:14下载
    积分:1
  • A402-OutputTFT-LCDDriverICWithPower
    文档主要是关于TFT-LCD的相关资料,是有关TFT-lcd芯片的结构与设计理念,对于在这方面学习的朋友有比较大帮助(402 output thinfilm transistorliqu idcrystal display(TFT-LCDdriver integrated circui(ICwith power controlbasedon the number of color stobe displaye disdescribed. Toachievethistypeofpowercontrol,referencevoltagebuffersare turnedonandoffaccordingtotheselectednumberofcolors.)
    2011-08-20 17:08:00下载
    积分:1
  • adc0809的fpga时序电路接口程序
    adc0809的fpga时序电路接口程序-Sequential Circuits adc0809 the FPGA interface program
    2022-01-25 21:49:43下载
    积分:1
  • Electronic and system matlab simulation
    Electronic and system matlab simulation
    2023-07-05 12:50:04下载
    积分:1
  • FSM_Robustness_Testing
    基于有限状态机的健壮性测试研究。 关键词:健壮性测试;增强有限状态机;全球平台;安全通道协议(The Research of Robustness Testing Based on FSM)
    2012-09-06 14:08:56下载
    积分:1
  • VHDL洗衣机控制器
    VHDL 洗衣机程序,可实现定时、报警、洗衣,脱水等等功能。底层为VHDL文件,顶层为电路图连接
    2023-07-12 00:20:04下载
    积分:1
  • 异步FIFO
    自己编写的同步和异步FIFO的verilog代码,验证过,有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)
    2020-07-03 07:00:02下载
    积分:1
  • I downloaded off the Internet and debug off, and the full realization of NIOS un...
    本人上网下载下来并调试过的,完全实现NIOS 下对SD卡读写及包括FAT16文件系统的实现,使用的是QT8.1,FPGA里实现,里面有详细接线图,是完整的一个工程,在EP2C20Q240C8里调试成功-I downloaded off the Internet and debug off, and the full realization of NIOS under the SD card reader and includes FAT16 file system implementation, using QT8.1, FPGA years to achieve, which detailed wiring diagram, is a complete one project in EP2C20Q240C8 debug in the success of
    2022-02-26 09:47:41下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • verilog program for iic bus design. the pakege includes iic protocl master progr...
    Verilog数字系统设计教程【夏宇闻】原书第十章:IIC总线接口模块设计代码包-verilog program for iic bus design. the pakege includes iic protocl master program and behavel slavle program, even includes testbench and data bat files.
    2022-01-31 13:13:45下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载