-
loop
对锁相环路的仿真,二阶环的仿真与分析都可以通过这个文件来到完成(Simulation of PLL, second-order loop simulation and analysis can be completed by the adoption of the document came)
- 2008-12-17 23:00:35下载
- 积分:1
-
systemgendesignguide
这是使用systemgenerator的一个入门程序和范例使用matlab和system generator共同实现,并配有教学文档,清晰简单,易懂(This is an entry using systemgenerator procedures and examples using matlab and the system generator together to achieve, and with a teaching document, clear and simple and easy to understand)
- 2011-02-06 16:32:40下载
- 积分:1
-
ANALYSIS-OF-ALL-GATES
ANALYSIS OF ALL GATESS
- 2013-11-12 13:33:55下载
- 积分:1
-
VHDL_SPISLAVE
spi-slave通信的vhdl实现及其仿真(VHDL implementation of spi-slave communication)
- 2017-12-16 18:28:15下载
- 积分:1
-
DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式...
DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式-DDS Direct Digital Synthesizer source code, including the use of IP core and the general two ways
- 2022-01-23 11:02:21下载
- 积分:1
-
RISC
说明: URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
- 2019-06-16 23:07:39下载
- 积分:1
-
verilog实现的“状态机实现AD574数模转换”
verilog实现的“状态机实现AD574数模转换”-verilog to achieve a " state machine to achieve AD574 digital-analog conversion"
- 2023-01-02 18:45:07下载
- 积分:1
-
D触发器,T触发器计数器MUX采用主动HDL可以运行使用3.2版本…
d flip flop t flip flop counter mux using active hdl can be run using 3.2 version and creating new design
- 2023-06-18 04:40:03下载
- 积分:1
-
Arinc429
一个简单的429协议实现的VHDL语言代码,具备基本的429数据字的收发功能,并且仿真通过,效果一般。(A simple 429 protocol to realize the VHDL language code, with basic data words of 429 transceiver functions, and through simulation, the effect of general.)
- 2021-04-20 14:48:51下载
- 积分:1
-
AT89C51-DPSK
基于单片机和FPGA实现DPSK调制解调的功能和分类比较。(MCU and FPGA implementation based on DPSK modulation and demodulation functions and classification comparison.)
- 2011-01-06 19:16:16下载
- 积分:1