-
USB转RS232
USB转RS232RSTTLRS485FT232+SP213串口的原理图AD画的(USB to RS232RSTTLRS485FT232+SP213 serial port schematic AD drawing)
- 2020-07-01 04:20:02下载
- 积分：1
-
上海大学 Verilog PPT 适合初学者看 推荐
上海大学 Verilog PPT 适合初学者看 推荐 -Shanghai University Verilog PPT look recommended for beginners
- 2022-04-19 13:38:15下载
- 积分：1
-
闩锁、 人字拖鞋和记数器-DE2-115
T他的这项工作的目的是调查闩锁，拖鞋，并注册。
- 2022-02-25 05:28:46下载
- 积分：1
-
WB_I2C
Routine for I2C in VHDL
- 2009-03-21 03:32:58下载
- 积分：1
-
last
verilog，FPGA的TDC电路设计(verilog ，TDC base on FPGA)
- 2021-01-04 18:48:54下载
- 积分：1
-
steper motor
stepper motor module on spartan 6 and 24MHz clock fequency
- 2019-03-10 15:44:31下载
- 积分：1
-
verilog HDL语言编写的键盘扫描程序，考虑以确定关键的博…
Verilog HDL编写的键盘扫描程序，考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线，同时检测列线的状态，一旦判断有一列为低则表示有键被按下，停止扫描并保持当前行线的状态，再读取列线的状态从而得到当前按键的键码；等待按键弹起：检测到各列线都变成高点平后，重新开始扫描过程，等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
- 2022-05-07 15:33:47下载
- 积分：1
-
AHDL
AHDL语言介绍，很详细的介绍AHDL语言介绍，很详细的介绍(AHDL language introduction, a detailed explanation)
- 2009-11-17 15:27:59下载
- 积分：1
-
SPI_tx_ATtiny2313
ya 3an zok omkom 9a7ba
- 2014-08-12 02:41:54下载
- 积分：1
-
Coding Style
良好的Coding Style能减少Bug，减少锁存器出现的可能以及其他隐藏逻辑错误，也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
- 2020-06-17 12:00:01下载
- 积分：1
