登录
首页 » VHDL » verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…

verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…

于 2022-05-07 发布 文件大小:2.10 MB
0 116
下载积分: 2 下载次数: 1

代码说明:

Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 反设计的VHDL例子,使用QuickLogic ECLIPS
    VHDL examples for counter design, use QuickLogic eclips
    2022-08-25 05:17:29下载
    积分:1
  • Using-fpga-implementation-SDI
    用fpga实现SDI( xapp1014-xilinx-sdi)赛灵思原厂资料(Using fpga implementation SDI (xapp1014-xilinx-sdi) Xilinx original data)
    2013-10-29 15:02:18下载
    积分:1
  • 0720_03_AD_uart
    说明:  基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • divisor
    Time divisor vhdl code
    2009-06-02 21:31:05下载
    积分:1
  • fpga
    电子密码锁的相关程序,很好很耐用!但水平有限啊!!(Electronic combination lock procedures, )
    2010-12-20 21:51:05下载
    积分:1
  • UDP
    用FPGA中的三速以太网来实现UDP通信,功能强大(With a triple-speed Ethernet in the FPGA to implement UDP communication, powerful)
    2013-03-08 18:27:38下载
    积分:1
  • fht_latest.tar
    FAST HADAMARD TRANSFORM VERILOG FOR IMAGE PROCESSING
    2013-08-19 13:47:40下载
    积分:1
  • Verilog-Files---551
    Programmable IIR Filter written in Verilog and its respective modules.
    2014-05-30 03:46:09下载
    积分:1
  • VHDL basic computing, the use of 8bit for the multiplier, will be the value of t...
    VHDL基本运算,采用8位为乘法器,将两个8位字符串的值输入相乘后
    2023-07-23 02:35:07下载
    积分:1
  • demo_as32ttl1w
    说明:  可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
    2020-06-16 15:00:02下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载