登录
首页 » VHDL » generateCAcode

generateCAcode

于 2021-05-13 发布 文件大小:1KB
0 950
下载积分: 1 下载次数: 188

代码说明:

  gps C/A码生成 生成gps32颗卫星伪码,方便,经过测试(gps C/A code generation to generate pseudo-code satellites gps32, convenient and tested)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART_FIFO
    FPGA,串口调试程序,接收模块,含FIFO IP核(FPGA uFF0C u4E32 u53E3 u8C03 u8BD5 u7A0B u5E8F uFF0C u63A5 u6536 u6A21 u5757 uFF0C u542BFIFO IP u6838)
    2021-05-07 16:22:36下载
    积分:1
  • GPS-theory
    本人收集的关于GPS经纬度到直线距离结算公式,求GPS两点夹角以及轴向角的数学理论及示意图。(I collect GPS latitude and longitude to the straight-line distance on the settlement formula, find the angle between the GPS points and the axial angle and schematic diagram of the mathematical theory.)
    2010-11-04 10:56:37下载
    积分:1
  • time_echo
    GPS接收机相关器中关于积分清零模块、历元计数模块、时钟模块、以及整个相关器(accumulator、epoch counter、time base、gps baseband)
    2015-08-28 23:47:56下载
    积分:1
  • b_point
    GPS测量数据处理可分为基线解算和网平差两个阶段,基线解算就是利用GPS接收机接收到的 载波相位观测值做为基本观测值,对其进行差分处理。(GPS data processing can be classified as the baseline solution and flat screen two phase difference, baseline solution is the use of GPS receivers to carrier phase observation value as the observation values. The of differential treatment. )
    2015-06-27 09:39:15下载
    积分:1
  • 16bit-multiplier
    实现verilog16位乘法器,verilog新手(achieve 16-bit multiplier)
    2021-04-01 21:09:08下载
    积分:1
  • ca-correlation
    matlab语言写成的gps信号中ca码的互相关和自相关绘图(written in matlab gps ca code signal cross-correlation and autocorrelation plot)
    2021-04-08 16:49:01下载
    积分:1
  • restrain_gps_jam
    GPS抗干扰仿真程序,包括时域的,频域的,加窗等各种算法(GPS anti-jamming simulation program, including the time domain, frequency domain, plus window and other algorithms )
    2020-11-20 00:39:37下载
    积分:1
  • CtrlGPS
    此文件是关于GPS定位系统服务的,希望有关编程人员能用得到吧,谢谢。(Illegal very very very very much is how deep v deep v deep v)
    2013-08-12 15:32:55下载
    积分:1
  • NMEA-0183协议说明(中文)
    卫星导航关键知识,必备文档。 需要掌握的报文,定位信息,卫星信息等等(GNSS essential knowledge, first document to keep)
    2018-10-28 08:46:07下载
    积分:1
  • verilog_16QAM.rar
    使用verilog实现全数字16QAM调制器,载波频率1MHZ,数据比特流的速率为100Kbps,(the modulation of 16QAM based on FPGA)
    2009-12-07 21:20:07下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载