登录
首页 » VHDL » teal_user

teal_user

于 2010-04-09 发布 文件大小:311KB
0 129
下载积分: 1 下载次数: 4

代码说明:

  user guide for teal and truss for system verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL 与数字电路设计程序参考书所有程序 1
    VHDL 与数字电路设计程序参考书所有程序 1-VHDL and digital circuit design process all the procedures a reference book
    2022-05-05 06:43:48下载
    积分:1
  • BCD-counter
    一个2位的BCD码十进制加法计数器电路,输入为时钟信号CLK,进位 输入信号CIN,每个BCD码十进制加法计数器的输出信号为D、C、B、A和进位输出信号COUT,输入时钟信号CLK用固定时钟,进位输入信号CIN. (A 2-bit BCD code decimal adder counter circuit input as the clock signal CLK, a carry input signal CIN, D, C, B, A, and the carry output signal COUT, each BCD code decimal adder counter' s output signal, the input clock signal CLK Fixed clock, binary input signal CIN.)
    2020-10-28 19:29:58下载
    积分:1
  • AMI1
    本代码是用VERILOG语言描述的AMI码的解码的程序,经过调试是正确的。代码简单易懂。(This code is described in VERILOG language AMI code decoding process, after debugging is correct. Code is easy to understand.)
    2021-04-22 14:48:48下载
    积分:1
  • VHDL_biss
    FPGA中针对Biss通讯协议解码VHDL语言源码(FPGA communication protocols against BiSS source decoder VHDL language)
    2021-03-15 19:19:22下载
    积分:1
  • fft
    说明:  fft代码,采用蝶形算法,包括C,matlab和verilog代码(fft code, using butterfly algorithm, including C, matlab and Verilog code)
    2008-11-29 11:09:47下载
    积分:1
  • FPGA-a-CPLD-newest-Technology-guide
    FPGA/CPLD技术是近年来计算机与电子技术领域的又一场革命。本书以Xilinx与Altera公司的FPGA/CPLD为主,详细介绍了FPGA/CPLD从芯片到MAX+plusⅡ、Quartus与ISE开发环境和Verilog/VHDL语言,并以交通灯逻辑控制、电子钟与点阵LED显示、LCD液晶显示及计算机ISA接口和PCI接口的设计等为例,由浅入深地详述了如何应用FPGA/CPLD进行电子设计。书中的大多数电路图和源程序已经过实例验证,读者可以直接应用于自己的设计。本书的特点是强调实用性和先进性,力求通俗易懂。 本书适用于计算机、电子、控制及信息等相关专业的在校大学生,对广大工程技术人员也具有实用价值。(FPGA/CPLD technology in recent years the field of computer technology and electronic another revolution. Book Xilinx and Altera' s FPGA/CPLD based, detailing the FPGA/CPLD from the chip to MAX+plus Ⅱ, Quartus and ISE development environment and Verilog/VHDL language and logic control traffic lights, electronic bell with dot matrix LED display , LCD liquid crystal display and computer ISA interface and PCI interface design, for example, progressive approach to detail how the application of FPGA/CPLD for electronic designs. Circuit and the source of most of the book have been instances of verification, the reader can be directly applied to their own design. Characteristic of this book is to emphasize the practical and advanced, best straightaway. This book applies to computers, electronics, control and information and other related professional college students, the majority of engineering and technical personnel also has practical value.)
    2013-08-27 11:39:27下载
    积分:1
  • 基于FPGA的信号发生器20140506
    说明:  基于FPGA的芯片信号发生器,利用Verilog语言实现信号发生器的各个模块单元, 实现的要求:正弦波、三角波、方波等;(Based on FPGA chip signal generator, using Verilog language to realize each module unit of the signal generator, Requirements: sine wave, triangle wave, square wave, etc;)
    2019-12-30 11:48:26下载
    积分:1
  • 系统介绍EDA技术的发展概述,相关概念,VHDL语言、MAX+PULS、QUARTUS的设计方法。...
    系统介绍EDA技术的发展概述,相关概念,VHDL语言、MAX+PULS、QUARTUS的设计方法。-System overview of the development of EDA technology, related concepts, VHDL language, MAX+ PULS, QUARTUS design method.
    2022-07-09 22:03:23下载
    积分:1
  • FIR低
    fir低通滤波器 用于dspbuilder pll:25ns data 400khz sin 10.8khz-fir low-pass filter for dspbuilder pll: 25ns data 400khz sin 10.8khz
    2023-05-01 00:45:03下载
    积分:1
  • dds digital shift Signal Generator, full
    dds数字移相信号发生器,功能齐全通过验证-dds digital shift Signal Generator, full-featured validated
    2022-08-15 06:38:32下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载