登录
首页 » VHDL » failed to translate

failed to translate

于 2022-01-20 发布 文件大小:1.96 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

用于FPGA实现单总线测温电阻DS18b20时序。在xilinx spartan 3中试过。-failed to translate

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SZ-VHDL
    系统数字逻辑电路设计方法以及示例的介绍,分析较好,有价值(System digital logic circuit design methods and introduce examples, analyze good and valuable)
    2014-03-30 08:34:05下载
    积分:1
  • sm4
    VHDL实现国家SM4加密算法(ECB)模式 (VHDL to achieve national SM4 encryption algorithm (ECB) mode)
    2020-08-12 06:58:26下载
    积分:1
  • ecc算法源码
    该源码表述了ecc算法如何用vhdl实现RSA(Ron Rivest,Adi Shamir,Len Adleman三位天才的名字)一样,ECC(Elliptic Curves Cryptography,椭圆曲线密码编码学)也属于公开密钥算
    2022-03-07 00:08:00下载
    积分:1
  • EDAcodelock
    能够在EDA环境下实现四位十进制数字密码锁的设置与开锁功能,并能更改使用密码,还可以防止抖动(EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter)
    2009-05-07 09:44:30下载
    积分:1
  • Quartus II TimeQuest时序分析器说明书
    说明:  Quartus II TimeQuest 时序分析器说明书;这本手册包含一组设计场景、约束指南以及相关建议。您应该熟悉 TimeQuest Timing Analyzer 和 Synopsys Design Constraint(SDC) 的基础知识,以便正确地使用这些指南。(Quartus II timequest timing analyzer manual; this manual contains a set of design scenarios, constraint guidelines, and related recommendations. You should be familiar with the basics of timequest timing analyzer and Synopsys design constraint (SDC) to use these guidelines correctly.)
    2020-08-07 17:48:31下载
    积分:1
  • vhdl classical source code
    vhdl经典源代码――ps2接口设计,入门者必须掌握-vhdl classical source code-- ps2 interface design, beginners must master
    2022-04-07 18:12:38下载
    积分:1
  • Continuous_delay_control_Farrow
    matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2019-06-14 09:10:59下载
    积分:1
  • Ldpc_DecodeV1
    block-LDPC 译码VHDL 源代码(block-LDPC decode VHDL source)
    2011-09-13 11:28:53下载
    积分:1
  • VHDL数字系统设计和工程实践6,包含原理,真值表和原理图,以及VHDL源代码....
    VHDL数字系统设计和工程实践6,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, six, including the principles, truth table and schematic, as well as VHDL source code.
    2022-08-03 02:10:09下载
    积分:1
  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载