登录
首页 » VHDL » Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

于 2022-01-21 发布 文件大小:523.83 kB
0 81
下载积分: 2 下载次数: 1

代码说明:

数字跑表 该跑表具有启动、复位、暂停、暂停后继续计时等功能 能显示的秒计数时间精确到小数点后第二位,即能显示**.**s 按钮设置防抖-Digital stopwatch in the stopwatch with start, reset, suspend, suspended after the time and other functions can show the seconds counting time accurate to the second place after the decimal point, that can show**.** s Anti-Shake button settings

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 控制ADV212 压缩的源代码 使用xilinx edk开发环境
    控制ADV212 压缩的源代码 使用xilinx edk开发环境(adv 212 controller, using xilinx edk)
    2020-06-27 03:40:01下载
    积分:1
  • 如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。...
    如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。-if not duty cycle directly counter to the use of sub-frequency, duty cycle will change. Below a program : a third of the frequency.
    2022-01-21 05:34:37下载
    积分:1
  • verilog motor control
    verilog motor control
    2022-09-01 04:55:02下载
    积分:1
  • SignalTap-II-instruction
    对于学习FPGA的同学来说仿真是必不可少的流程 但是仿真的方法signal tap是必须掌握的(For students learning FPGA simulation is an essential process but the simulation method tap signal is a must)
    2016-04-18 16:28:51下载
    积分:1
  • FIFO
    FIFO的VERILOG代码编写 可综合的Verilog FIFO存储器(The VERILOG code FIFO write comprehensive Verilog FIFO memory)
    2010-10-11 20:35:47下载
    积分:1
  • Nios_II_uCOS
    本源码为Nios II的开发示例,主要演示基于Nios II的uCOS的移植。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。(The source code for the Nios II development of examples, mainly based on the Nios II shows the uCOS transplant. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.)
    2009-12-18 14:08:40下载
    积分:1
  • LCD_VHDL
    用FPGA控制1602型液晶显示,显示一行英文语句。(show)
    2009-09-20 23:14:54下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • LPC总线从设备的verilog设计,包含状态机和中断功能。
    LPC总线从设备的verilog设计,包含状态机和中断功能。-verilog code for LPC device
    2022-01-28 17:10:12下载
    积分:1
  • LED
    是一个LED点阵显示屏的原理图,非常详细,适合开发者学习(LED dot matrix display is a schematic diagram is very detailed, for developers to learn)
    2011-11-23 00:51:02下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载