登录
首页 » VHDL » Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...

于 2022-01-21 发布 文件大小:523.83 kB
0 55
下载积分: 2 下载次数: 1

代码说明:

数字跑表 该跑表具有启动、复位、暂停、暂停后继续计时等功能 能显示的秒计数时间精确到小数点后第二位,即能显示**.**s 按钮设置防抖-Digital stopwatch in the stopwatch with start, reset, suspend, suspended after the time and other functions can show the seconds counting time accurate to the second place after the decimal point, that can show**.** s Anti-Shake button settings

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I2C
    VHDL语言编写的I2C通信接口,可与单片机等MCU相连,只占用很少的引脚线完成数据的传输(Written in VHDL I2C communication interface, such as MCU and MCU can be connected, only takes a few lines to complete the data transmission pin)
    2011-05-15 09:00:33下载
    积分:1
  • 3FP
    一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
    2013-08-25 00:41:29下载
    积分:1
  • DSP 程序的测试 很有用的 仪器上面用的
    DSP 程序的测试 很有用的 仪器上面用的-DSP testing procedures very useful in the above apparatus
    2022-12-27 08:25:03下载
    积分:1
  • M序列?¨
    说明:  生成一个M伪随机序列码,在ISE平台上可跑通(Generate an M Pseudo-Random Sequence Code which runs on ISE platform)
    2019-05-05 15:54:38下载
    积分:1
  • vga
    VGA显示控制:时序控制+像素点的颜色处理显示十字光标(vorilog)(VGA Display Control: Timing Control+ pixel color processing and display cross cursor (vorilog))
    2010-11-27 14:02:12下载
    积分:1
  • wishbone 源代码,opencore
    wishbone 源代码,opencore-wishbone source code, opencore
    2022-05-13 00:28:04下载
    积分:1
  • crc8
    8位crc的verilog设计 通过仿真综合验证并已应用在工程里面 (verilog of 8bit error checkout )
    2021-03-01 11:09:34下载
    积分:1
  • Using VHDL realize the divider, so very, simulation adopted
    用VHDL实现的除法器,非常好使,仿真通过了-Using VHDL realize the divider, so very, simulation adopted
    2023-06-11 22:15:03下载
    积分:1
  • zixiechengxu
    用verilog编写的包含有与DSP通信,三电平svpwm实现的程序,(Written in verilog contains communicate with the DSP, three-level svpwm realize the procedures)
    2021-04-18 15:28:51下载
    积分:1
  • 8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...
    8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。-8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission.
    2022-12-18 19:40:04下载
    积分:1
  • 696518资源总数
  • 105540会员总数
  • 37今日下载