登录
首页 » VHDL » AVS motion compensation circuit of VLSI Design and Implementation of a standard...

AVS motion compensation circuit of VLSI Design and Implementation of a standard...

于 2022-01-21 发布 文件大小:211.40 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

AVS运动补偿电路的VLSI设计与实现 提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流 水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优 利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CC
    说明:  quartus 的一个实例,希望对刚刚学习quartus 的人有点帮助(Quartus an example, in the hope that people just learning a little help Quartus)
    2008-04-09 14:41:36下载
    积分:1
  • vhdl_fir
    在matlab仿真的基础上,用maxplus2实现等波纹法的程序代码(In matlab simulation, based on the use of such corrugated maxplus2 realize law code)
    2008-05-21 20:30:35下载
    积分:1
  • sph-original-codes
    SPH的原始代码,希望可以帮到大家啊关于模拟poiseuille的(simulate poiseuille fuild)
    2020-10-22 10:27:23下载
    积分:1
  • demo_as32ttl1w
    说明:  可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
    2020-06-16 15:00:02下载
    积分:1
  • 基于sopc ep2c5开发板的液晶字符显示例程
    基于sopc ep2c5开发板的液晶字符显示例程-Sopc ep2c5 development board based on liquid crystal character display routine
    2022-05-24 11:31:06下载
    积分:1
  • This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...
    This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    2022-04-07 07:47:24下载
    积分:1
  • 电子设计自动化中的计数器的实现程序,基于VHDL语言完成的
    电子设计自动化中的计数器的实现程序,基于VHDL语言完成的-Electronic design automation in the realization of counter procedures, based on the VHDL language completed
    2023-05-13 11:25:03下载
    积分:1
  • FPGA的I2S接收模块 audio_in_buff
    说明:  用于FPGA的I2S接收模块,仅供学习和参考(audio-i2s receive.use fpga.)
    2019-04-21 12:11:23下载
    积分:1
  • AD9226 fpga
    希望有用。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。
    2022-04-24 05:02:21下载
    积分:1
  • agc_gen
    AGC(自动增益放大) Verilog代码 设计可以参考(AGC (automatic gain control) can refer to the Verilog code design )
    2015-04-14 01:16:13下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载