-
二
两路十字路口的交通灯控制的VHDL源码,毕业设计,-Two-way traffic lights at the crossroads of the VHDL source code control, graduation design,
- 2022-04-18 12:48:42下载
- 积分:1
-
practical_lift_controller
实用电梯控制器
实用电梯控制系统block symbol file
实用电梯控制器的Verilo
practical_lift_controller
实用电梯控制器
实用电梯控制系统block symbol file
实用电梯控制器的Verilog HDL程设计-practical utility practical_lift_controller elevator controller elevator control system block symbol file utility elevator controller Verilog HDL-way design
- 2023-03-27 22:00:04下载
- 积分:1
-
华为_大
华为_大规模逻辑设计指导书,看看人家是怎么管理FPGA编程的,真的获益匪浅-Huawei _ large-scale logic design guide book, take a look at how the management of people FPGA programming, and really benefited from
- 2023-01-02 23:55:03下载
- 积分:1
-
ethernet_mii_udp_1
说明: Verilog开发的,MII接口的百兆以太网UDP代码(100 megabit Ethernet UDP code of MII interface)
- 2020-03-20 16:19:21下载
- 积分:1
-
SPI的核心源代码,verilog
Verilog for SPI Core source code
- 2022-01-25 20:51:31下载
- 积分:1
-
Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6
- 2022-09-27 03:05:03下载
- 积分:1
-
《Verilog HDL 程序设计教程》6
《Verilog HDL 程序设计教程》6-"Verilog HDL Design Guide" 6
- 2022-02-21 13:38:55下载
- 积分:1
-
shift_split_data
关于一个串行数据输入 根据时序将数据分两路输出的程序 (on a serial data input timing will be based on output data using two procedures)
- 2006-07-04 09:40:55下载
- 积分:1
-
i2c
本文研究的IIC总线控制器具有如下特征
1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。
2.多主操作
3.软件可编程时钟频率
4.时钟拉伸和等待状态生成
5.软件可编程确认位
6.时钟同步设计
7.仲裁中断丢失,自动转移取消
8.开始/停止/重复启动检测/确认生成
9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics.
1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18].
2. Multiple Main Operations
3. Software programmable clock frequency
4. Clock stretching and waiting state generation
5. Software Programmable Confirmation Bit
6. Clock Synchronization Design
7. Loss of arbitration interruption and cancellation of automatic transfer
8. Start/Stop/Repeat Start Detection/Verification Generation
9. Bus busy detection)
- 2019-06-18 12:18:10下载
- 积分:1
-
429recive
实现FPGA接收429板卡发送的信号,并根据数据最后两位点亮相应的LED。(FPGA to achieve the 429 board to receive the signal sent, and according to the data of the last two of the corresponding LED.)
- 2015-11-26 11:18:19下载
- 积分:1