登录
首页 » VHDL » 基于VHDL的抢答器程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用

基于VHDL的抢答器程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用

于 2022-01-23 发布 文件大小:8.62 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的抢答器程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-Answer Based on the VHDL program, including complete source code, locking pin, as well as download files documents can be directly downloaded using

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • multiply_8_VHDL
    由8 位加法器构成的以时序方式设计的8 位乘法器,采用逐项移位相加的方 法来实现相乘的VHDL程序代码。包含几个小模块和一个顶层设计文件,运行可用。(an 8 bit multiplier combined with 8 bit adder using a design by way of timing,and it use a way of Itemized shift to implement the multiply.It include some little module and a top level design document.)
    2014-04-11 16:58:04下载
    积分:1
  • 实现BCD码的加法,用VHDL实现,是书籍上配套的
    实现BCD码的加法,用VHDL实现,是书籍上配套的-BCD ADDER,Using VHDL
    2022-02-10 02:09:10下载
    积分:1
  • 30
    说明:  30 bus for atp design
    2016-02-14 19:41:55下载
    积分:1
  • picorv32-master
    说明:  PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • Construction-and-Experimental-Evaluations-of-User
    Construction and Experimental Evaluations of User-Centered Power
    2011-11-29 08:35:34下载
    积分:1
  • 一篇用VHDL实现快速傅立叶变换的论文
    一篇用VHDL实现快速傅立叶变换的论文,包括原理分析和代码实现,印度圣雄甘地大学M.A.学院提供(VHDL with a Fast Fourier Transform papers, including the principle of analysis and implementation of the code, the Mahatma Gandhi Institute of the University of Marat)
    2004-10-05 11:06:01下载
    积分:1
  • Tutorijal 6
    说明:  Ovo sto saljem je tutorijal 7 sa vhdlom
    2018-12-22 06:47:31下载
    积分:1
  • Write their own extensions clock, an increase of the year, month day time, veril...
    自己写的扩展功能时钟,增加了年、月日计时,verilog代码,已在spatarn3实现。-Write their own extensions clock, an increase of the year, month day time, verilog code in spatarn3 realize.
    2023-01-04 22:35:04下载
    积分:1
  • FPGA设计全流程-软件综合使用、
    FPGA设计全流程-软件综合使用、 -FPGA design of the whole process- the integrated use of software, FPGA design of the whole process- the integrated use of software,
    2022-12-25 07:35:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载