登录
首页 » Verilog » fpga实现AD控制器模拟数字系统的重要组成部分

fpga实现AD控制器模拟数字系统的重要组成部分

于 2022-01-24 发布 文件大小:88.74 kB
0 114
下载积分: 2 下载次数: 1

代码说明:

包含如何实现AD控制器的准确思路 介绍了Ad控制器的相关重要指标 verilog编写  完成的测试平台 综合报告 时序仿真图 仿真报告开发环境ISE(xilinx)fpga搭建系统不可缺少的典型模块

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • 4位并行的32位 CRC校验
    此程序为32位的CRC校验程序,我们利用verilog语言较容易的编写串行的CRC校验程序,但是在一些情况下需要并行的处理数据,在此编写了4位并行的CRC校验程序。 包括了CRC主程序和测试程序。
    2022-03-05 13:25:41下载
    积分:1
  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • ECHO_DE2
    Very good info. for RS-232 echo VHDL code .
    2008-05-31 00:41:53下载
    积分:1
  • nand flash controler verilog
    samsung K9 nandflash控制器,有设计源码和设计文档
    2023-02-22 15:45:03下载
    积分:1
  • Basic-system-of-nexys3
    the basic system of nexys3(soft core)
    2012-09-21 23:41:14下载
    积分:1
  • apbi2c_latest.tar
    APB总线协议转I2C总线协议的接口IP,verilog代码实现,包含详细testbench(APB bus interface to I2C bus interface IP,verilog code )
    2020-09-16 10:27:55下载
    积分:1
  • verilog fifo 代码
    FIFO is a First-In-First-Out memory queue with control logic that manages  the read and write operations, generates status flags, and provides optional  handshake signals for interfacing with the user logic. It is often used to  control the flow of data between source and destination. FIFO can be  classified as synchronous or asynchronous depending on whether same clock  or different (asynchronous) clocks control the read and write operations. In  this project the objective is to design, verify and synthesize a synchronous  FIFO using binary coded read and write pointers to address the memory  array. FFIO full and empty flags are generated and passed on to source and  destination logics, respectively, to pre-empt any overflow or underflow of  data. In this way data integrity between source and destination is maintained.  The RTL description for the FIFO is
    2022-05-22 08:44:13下载
    积分:1
  • sd_vga_photo
    fpga读取sd卡内容并且通过vga接口在显示器上显示图片(fpga read sd card contents and by vga interface to display pictures on the monitor)
    2016-04-18 13:53:44下载
    积分:1
  • FPGA_SOURCE_CODE
    ad9910 FPGA VERILOG 初始化代码,(Ad9910 FPGA VERILOG initialization code)
    2017-08-01 10:01:28下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载