登录
首页 » VHDL » FPGA UART的发送等

FPGA UART的发送等

于 2022-01-24 发布 文件大小:991.00 B
0 133
下载积分: 2 下载次数: 1

代码说明:

FPGA UART transmit and so on

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • maichongceliang
    对于已获得的脉冲包络采样序列,需测量的脉冲特征参数主要有:脉冲幅值(PA)、脉冲到达时间(TOA)和脉冲宽度(PW)。实际测量中,脉冲波形的形状是各种各样的,但其主要的参数有脉冲幅度、脉冲宽度、脉冲周期、脉冲占空比、脉冲前沿(上升时间)、脉冲后沿(下降时间)、脉冲上冲、脉冲下冲、脉冲下垂、脉冲顶部不平度等,脉冲参数的计量主要就是对这些参数进行计量。本程序包实现基于FPGA实现脉冲宽度和重复周期的测量。(Who have access to the pulse envelope sample sequence, the pulse measurement to be the main characteristic parameters are: pulse amplitude (PA), pulse time of arrival (TOA) and pulse width (PW). The actual measurement, the pulse shape is a wide variety of shapes, but its main parameters of the pulse amplitude, pulse width, pulse period, pulse duty cycle, pulse leading edge (rise time), pulse along (down time), the red pulse, pulse undershoot, pulse droop, pulse irregularities, such as at the top, the measurement of pulse parameters is mainly the measurement of these parameters. The package FPGA-based pulse width and repetition to achieve the measurement cycle.)
    2009-07-08 14:32:08下载
    积分:1
  • lab4showTAs
    4 seg display, button debouncer, and controller for parking meter
    2010-11-10 16:17:42下载
    积分:1
  • Array-multiplier
    Array muiltiplier verilog code.. 4 bit two inputs with 8 bit outputs
    2015-02-21 12:59:12下载
    积分:1
  • DLX-pipeline-in-verilog
    verilog实现DLX指令集5段流水线(5 stage DLX pipeline implemented in verilog)
    2013-08-24 22:59:48下载
    积分:1
  • I2C is a two
    I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.
    2022-10-23 17:25:02下载
    积分:1
  • VMD642_CPLD
    本例程位于 VMD642_CPLD目录中。 使用 CPLD 实现辅助译码、LED 指示灯控制、看门狗等各种逻辑控制电路。源程序使 用 Verilog HDL书写,编译开发系统使用 Cypress公司的 Warp 6.3。(This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.)
    2013-09-13 13:59:52下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • USB_devide
    利用最新的嵌入式开发工具EDK,在FPGA 中完成对PDIUSBD12 的硬件定制和固件编程,从而在FPGA 中实现U S B 控制器, 并最终完成U S B 的枚举过程、驱动程序的开发和简单的应用。(Using the latest embedded development tools, EDK, in the FPGA completes its PDIUSBD12 custom hardware and firmware programming, in order to realize USB controller in the FPGA, and ultimately complete the USB enumeration process of driver development and simple应用.)
    2007-10-04 16:27:44下载
    积分:1
  • dw_ahb_dmac_db
    It is Synopsys dmac controller databook
    2020-10-10 10:27:34下载
    积分:1
  • 在EFF的代码地址异步FIFO的灰色代码详细设计…
    详细设计了异步fifo格雷码中地址码的生效和Man标志的出现
    2022-02-07 05:32:22下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载