登录
首页 » Verilog » LIFO堆栈实现(verilog)

LIFO堆栈实现(verilog)

于 2022-01-24 发布 文件大小:4.26 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

包含三个文件,lifo主程序,sram代码,lifo测试程序

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Fast_median_filter
    说明:  FPGA数字图像处理实现均值滤波,并且仿真将生成图片写出TXT格式以便使用MATLAB查看(Mean filter is realized by digital image processing in FPGA, and the generated image is written in TXT format for viewing with MATLAB.)
    2019-06-01 21:23:25下载
    积分:1
  • 联邦滤波法lianbanglvbo
    联邦滤波法,毕设时写的,可以和其他方法的做比较(Kalman filter, write the complete set up, and other methods to compare)
    2020-12-01 18:49:26下载
    积分:1
  • RGB_Driver
    串口收发程序,成功通过仿真,可以用来学习(Serial transceiver,It is successful through simulation and can be used to learn)
    2020-10-28 14:00:00下载
    积分:1
  • 时钟液晶 DE2 系列
    编辑销计划以使其更适合您的 DE2 系列主板。这是一个时钟/计时器,它使用 DE2 液晶显示当前时间。一个基于 vhdl 语言的状态机用于与液晶显示控制器进行通信。Key2 按钮重置时间。所有的 VHDL 源代码是包括在内的。
    2023-02-28 09:45:03下载
    积分:1
  • chuankou_huihuan
    说明:  FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • Verilog-design-and-identify-book
    找到这本书的完整版了。呵呵,贴出来和大家共享。这是本好书,我买了一本作为Verilog的参考书。这本书语法部分集中,便于查阅,此外讲了很多实用的设计思想。最重要的是本书薄,可以完整看完。强烈推荐。 (如果只是查阅,电子版就可以,如要完整学习,建议还是买纸质版的)(Find the full version of this book. I posted and share. This is a good book, I bought a reference book as Verilog. Syntax in this book section focuses on ease of reference, in addition to speaking a lot of useful design ideas. The most important thing is that the book is thin, you can complete reading. Highly recommended. (If you only access the electronic version to complete learning, suggestions or to buy the paper version))
    2012-06-07 21:58:19下载
    积分:1
  • fft,ifft verilog代码
    快速傅立叶变换及反变换  快速傅立叶变换及反变换的verilog代码,altera官网提供,也可以从http://www.altera.com.cn/网址查找。做数字信号处理的同学可以看看。
    2022-01-27 22:39:51下载
    积分:1
  • uart code dsdlab with my clock code
    uart代码dsdlab与我的时钟代码.it是一个用于实现uart设计的verilog代码代码。这个是数字系统设计实验室的实践。
    2022-09-14 16:00:03下载
    积分:1
  • SeggerEval_LPC2478
    emWin 在LPC2478上实现LCD的高性能显示(emWin to achieve high-performance LCD display in the LPC2478)
    2012-08-04 13:54:29下载
    积分:1
  • verilog-digital-system-design-
    verilog数字系统设计,一本很好的verilog学习的书籍,很适合初学者(verilog digital system design, a good verilog learning books, it is suitable for beginners)
    2021-01-10 20:28:50下载
    积分:1
  • 696518资源总数
  • 105918会员总数
  • 20今日下载