登录
首页 » VHDL » I2C Bus Controller ALTERA the VHDL source code

I2C Bus Controller ALTERA the VHDL source code

于 2022-01-25 发布 文件大小:1.56 MB
0 104
下载积分: 2 下载次数: 2

代码说明:

I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • matlab
    里面包含了三段代码,主要是用matlab产生高斯随机信号以及高斯白噪声和色噪声,然后计算其数字特征及对这些信号进行频谱分析和功率谱分析,里面还有关于低通滤波器的设计的简单说明(Which contains three sections of code using matlab Gaussian random signals and white Gaussian noise and color noise, and then to calculate the numerical characteristics and spectral analysis and power spectral analysis of these signals, there is also the low-pass filter design BRIEF DESCRIPTION OF)
    2020-09-22 15:17:51下载
    积分:1
  • biaojue4
    此代码实现4人表决功能,4人中有三人同意即为通过。(Four voting)
    2013-10-29 21:46:07下载
    积分:1
  • conv_encoder
    TD-LTE中(3.1.7)咬尾卷积码编码器verilog代码(Tail-biting convolutional code encoder verilog code)
    2014-04-09 11:12:43下载
    积分:1
  • ds18b20
    verilog编写的ds18b20温度传感器程序,可综合(ds18b20 program written in verilog)
    2020-10-29 10:29:56下载
    积分:1
  • 2004 SNUG of systemverilog
    2004 SNUG of systemverilog
    2022-09-09 13:40:02下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • VerilogHDLshejifengpingqihe32weijishuqi
    本文件介绍的是用VerilogHDL语言设计分频器和32位计数器.(This paper presents the design using Verilog HDL language Frequency Divider and 32 counters.)
    2007-01-14 17:33:50下载
    积分:1
  • 5
    fpga paper function fff(fpga paper function)
    2010-03-11 23:15:24下载
    积分:1
  • Interfacing_RTC_with_Spartan-3_Primer_FPGA
    Interfacing RTC with spartan 3
    2013-04-04 10:13:44下载
    积分:1
  • FPGA design of a full set of frequency data, I hope all of you ah like useful
    FPGA设计频率计全套资料,我希望对大家啊好似有用的-FPGA design of a full set of frequency data, I hope all of you ah like useful
    2023-01-04 19:10:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载