登录
首页 » VHDL » I2C Bus Controller ALTERA the VHDL source code

I2C Bus Controller ALTERA the VHDL source code

于 2022-01-25 发布 文件大小:1.56 MB
0 130
下载积分: 2 下载次数: 2

代码说明:

I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TFT_LCD_ASIC_implement
    说明:  彩色TFT液晶显示控制电路设计及其ASIC实现(TFT color LCD control circuit design and ASIC realization)
    2008-10-25 15:11:10下载
    积分:1
  • 这个信息有100个实例,是一个很好的学习参考。对于那些水
    本资料中有100个vhdl的例子,是很好的学习参考资料。对于学习vhdl的人来说是很有用的。-This information has 100 vhdl example, is a good learning reference. For those who learn vhdl is very useful.
    2022-01-23 10:02:48下载
    积分:1
  • verilog程序设计教程,适合初学者。
    verilog程序设计教程,适合初学者。-verilog programming tutorial for beginners.
    2023-03-06 05:00:04下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • 这是使用VHDL语言编写的密码锁程序,供大家参考
    这是使用VHDL语言编写的密码锁程序,供大家参考-This is the use of the VHDL code lock preparation procedures for reference
    2023-04-25 08:05:03下载
    积分:1
  • Turbo Decoder Release 0.3
    Turbo Decoder Release 0.3 * Double binary, DVB-RCS code * Soft Output Viterbi Algorithm * MyHDL cycle/bit accurate model * Synthesizable VHDL model -Turbo Decoder Release 0.3* Double binary, DVB-RCS code* Soft Output Viterbi Algorithm* M yHDL cycle/bit accurate model* Synthesizable VHDL model
    2022-01-30 12:47:05下载
    积分:1
  • 基于FPGA的多路同步脉冲发生器设计1
    说明:  采用FPGA(现场可编程门序列)编写VHDL语言设计多路同步脉冲发生器,对信号进行分频处理,实现四路信号相位相差T/16和T/8的延迟相位输出,实现的四路脉冲与传统的脉冲同步器不同,它具有高集成度,高通用性,容易调整和高可靠性等特点。(Using FPGA (field programmable gate sequence) to write VHDL language to design multi-channel synchronous pulse generator, to divide the frequency of the signal, to achieve the four-way signal phase difference T / 16 and T / 8 delay phase output, the realization of the four-way pulse is different from the traditional pulse synchronizer, it has the characteristics of high integration, high-throughput, easy adjustment and high reliability.)
    2020-03-18 20:52:05下载
    积分:1
  • lab6
    说明:  使用vivado和Xilinx开发板实现VGA图像显示,开发板为Xilinx Artix-7(Using vivado and Xilinx development board to realize VGA image display, the development board is Xilinx artix-7)
    2020-12-08 13:10:53下载
    积分:1
  • MAC_TxScheduler
    Ethernet MAC-MII interface of Transmit
    2014-02-15 00:35:25下载
    积分:1
  • FPGA-IMPLEMENTATIONS-OF-THE-DES
    FPGA based design and Implementation of Advanced Encryption Standard
    2015-07-20 23:33:11下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载