登录
首页 » Verilog » FIFO verilog 代码

FIFO verilog 代码

于 2022-01-25 发布 文件大小:2.30 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

这个项目给出FIFO.Since buscan连接于不同的数据速率操作的设备,先入先出(FIFO)存储器的需要,以适应useof在I2C在I2C。 WithFIFO存储器,一快速的设备可以与通过theFIFO缓冲非常慢的设备进行通信。在另一方面,如果快速和低设备连接togetherwithout缓冲器时,快速的设备将必须等待低设备finishtransfer或接收的数据;但通过使用缓冲液中,在快速设备将bekept忙于处理信息到缓冲区。这是writteninto内存中的数据首先是第一个TOBE读出。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • i2sound_volume_control
    通过代码控制音频编/解码硬件芯片WM8731, 通过按键控制音频输出的音量(Audio codec hardware chip WM8731 is controlled by code, and audio output volume is controlled by keys.)
    2018-11-27 14:39:51下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • CNA总线协议控制器Verilog
    This CAN Controller was tested with the Bosch VHDL Reference Model and passed all the tests. Because of the licensing issue it can not be published on the Opencores web site. The Can Controller was also implemented in real HW (12 boards were constantly talking to each other). The included test bench is not a real test bench and should be improved. However a volunteer is needed for such a job. I can provide some help but am not willing to write it by myself.
    2022-05-26 04:35:56下载
    积分:1
  • 四位密码锁
    4位密码锁,可设置密码,三次密码错误后,锁死,密码错误报警,密码错误红灯亮,密码正确绿灯亮,基于FPGA实现,Cyclone II  EP2C35F672C6 仅供参考
    2022-01-26 07:59:07下载
    积分:1
  • FPGAPDSCDMA
    上海交大关于基于FPGA的DSCDMA的实现的毕业设计(Shanghai Jiaotong University based the FPGA DSCDMA, achieve graduation design)
    2013-02-10 14:31:46下载
    积分:1
  • PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择
    PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择,PS2_verilog基于ps2的接口,对于刚接触FPGA是个很好的选择
    2022-02-20 06:07:15下载
    积分:1
  • dwt2d_latest[1].tar
    说明:  小波变换的开源代码(Verilog HDL)包括有测试文件,本人看过,挺好。(code of dwt)
    2020-12-15 19:39:13下载
    积分:1
  • the-verilog-code-of-can-usb-i2c
    CAN总线,I2C,USB等的FPGA实现源码(CAN bus, I2C, USB, etc. FPGA implementation source)
    2012-12-15 01:25:33下载
    积分:1
  • UART
    说明:  串口通信vivado实现,带有仿真文件,可实现数据收发(the uart program based on vivado)
    2020-07-02 16:15:57下载
    积分:1
  • FPGA MAC控制器
    FPGA MAC控制器 可以用FPGA实现MAC控制器功能,FPGA MAC控制器 可以用FPGA实现MAC控制器功能,FPGA MAC控制器 可以用FPGA实现MAC控制器功能
    2022-03-26 11:58:59下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载