登录
首页 » VHDL » 并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。...

并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。...

于 2022-01-25 发布 文件大小:322.02 kB
0 223
下载积分: 2 下载次数: 1

代码说明:

并串转换模块,内含有另个.vhd文件。一个是自己写的比较简单 另一个是参考的。-And the string conversion module, which contains another one. Vhd file. One is its relatively simple to write the other is the reference.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_PSK
    可以实现2PSK的信号调制,已经过Modelsim波形仿真(It can realize 2PSK signal modulation and has been simulated by Modelsim waveform.)
    2019-05-09 16:29:17下载
    积分:1
  • encode
    RS(255,223)编码器,已实际运用到产品中(RS (255,223) encoder has actually applied to products)
    2021-05-13 00:30:02下载
    积分:1
  • sd_slave_device
    verilog source code for SD card SLAVE DEVICE IP-Core
    2021-04-12 22:18:56下载
    积分:1
  • e2
    说明:  Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • 用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
    用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes
    2022-03-01 23:12:48下载
    积分:1
  • VHDL USB2.0接口源码,内有说明,详细.
    VHDL USB2.0接口源码,内有说明,详细.-VHDL USB2.0 interface source code, which is described in detail.
    2022-04-29 19:53:42下载
    积分:1
  • 对乒乓球比赛FPGA代码
    fpga code for pong game
    2022-12-07 00:25:03下载
    积分:1
  • 表决器,简单实现了表决功能,无显示功能
    表决器,简单实现了表决功能,无显示功能 -vote
    2022-05-17 19:43:31下载
    积分:1
  • DE2_SD_Card_Audio
    FPGA开发,DE2开发板上实现,从SD卡读出MP3文件并播放,(即是开发一个简单的MP3播放器)(FPGA development, DE2 development board realize, from the SD card to read out and play MP3 files, (that is, the development of a simple MP3 player))
    2020-11-28 21:49:28下载
    积分:1
  • bt656_decode
    说明:  将嵌入式BT656格式数据解码出带行场同步信号的YCbCr422格式数据(Decoding Embedded BT656 Format Data to YCbCr422 Format Data with Field Synchronization Signa)
    2021-01-28 10:38:35下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载