-
EEPROM
控制器灯具有线和无线控制器采用STC11F02做的(Controller for lamp wired and wireless controller using STC11F02 to do)
- 2012-01-05 14:45:10下载
- 积分：1
-
CycloneIIFPGA chip
基于cycloneIIFPGA芯片Ep2c5t144c8的解调程序，用VHDL语言生成-CycloneIIFPGA chip-based demodulation Ep2c5t144c8 procedures, using VHDL language generation
- 2023-05-02 05:35:04下载
- 积分：1
-
C控制ADC的使用，主要是控制写入，控制状态。
利用c控制adc，主要是控制字写入，状态控制。-C control the use of adc, is mainly controlled write, the state of control.
- 2022-08-17 18:44:11下载
- 积分：1
-
CPU-
五级流水线CPU实现（带Hazard），还没来得及实现Cache求高人指教(pipeline CPU with Hazard)
- 2020-12-03 12:59:24下载
- 积分：1
-
hanming
Verilog HDL语言编写的汉明编码及解码器，附有时序仿真文件(Verilog HDL language encoding and decoding Hamming, with timing simulation file)
- 2017-06-22 15:56:38下载
- 积分：1
-
dft
verilog语言实在点变换DFT源代码，可以配合软核或者其他CPU进行综合FFT变换，也可以单独使用生成module！(verilog language is point FFT transform source code, can tie in with the soft-core CPU, or other integrated FFT transform, it can be used to generate module!)
- 2009-05-09 14:29:47下载
- 积分：1
-
WORK
运用VC编程的带LCD显示的信号发生器可用三个开个调节输出三个波形(Signal generator can be used three to open a regulator output waveform using VC programming with LCD display)
- 2013-03-02 16:13:27下载
- 积分：1
-
uart_byte_rx
libero soc工程，实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
- 2020-06-21 09:20:01下载
- 积分：1
-
06042349
Dynamic Power Management for the Iterative Decoding of Turbo Codes
- 2014-04-04 15:03:28下载
- 积分：1
-
Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode
一个用VHDL设计的DDS信号发生器，包括两个pics的仿真结果。
- 2022-09-21 09:15:03下载
- 积分：1
