登录
首页 » VHDL » VHDL USB2.0接口源码,内有说明,详细.

VHDL USB2.0接口源码,内有说明,详细.

于 2022-04-29 发布 文件大小:192.31 kB
0 178
下载积分: 2 下载次数: 1

代码说明:

VHDL USB2.0接口源码,内有说明,详细.-VHDL USB2.0 interface source code, which is described in detail.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BPSK
    BINARY PHASE SHIFT KEYING
    2014-08-20 17:35:44下载
    积分:1
  • dds digital shift Signal Generator, full
    dds数字移相信号发生器,功能齐全通过验证-dds digital shift Signal Generator, full-featured validated
    2022-08-15 06:38:32下载
    积分:1
  • 基于fpga的正弦波发生器设计,有一定的参考价值,写的比较详细...
    基于fpga的正弦波发生器设计,有一定的参考价值,写的比较详细-The sine wave generator based on FPGA design, have a certain reference value, a more detailed written
    2022-12-22 09:40:03下载
    积分:1
  • 用VHDL的玛摩尼的ASIC设计
    ASIC Design using VHDL by Shyam Mani
    2022-02-21 17:12:20下载
    积分:1
  • fft-matlab
    FFT的MATLAB实现。非常完整的实现FFT过程,速度很快。(The FFT in MATLAB. Contains more than one source, the FFT process. Learning Reference essential)
    2012-10-27 16:07:24下载
    积分:1
  • this project is based on jk and t flip flop using vhdl.this is the 100 correct...
    this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. -this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-03-24 10:20:34下载
    积分:1
  • AD7606URAT
    Verilog实现高速AD7606数据采样,8通道,采样频率可调,支持串口数据发送,亲测可用。(Verilog AD7606 high-speed data sampling, 8-channel, the sampling frequency is adjustable, support for serial data transmission, pro-test is available.)
    2021-04-16 21:38:53下载
    积分:1
  • Radix-8 Booth Encoded Modulo
    vhdl 代码为基数 8 展位编码模块乘数与自适应延迟的高动态范围残留一些系统
    2022-08-25 03:41:29下载
    积分:1
  • FPGA向SRAM中写入数据,VHDL编程
    FPGA向SRAM中写入数据,VHDL编程-FPGA to the SRAM write data, VHDL programming
    2023-05-04 17:45:03下载
    积分:1
  • rs-codec(255-223)
    这是rs(255,223)编码的verilog源程序。里面有:encode、decode、test-bench等文件。(This is rs (255,223) verilog source coding. Inside : encode, decode, test-bench and other documents.)
    2021-05-13 00:30:02下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载